

- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary





BVDSS	RDS(on)	ID
30V	27mΩ	5.8A

Description

The FKN3502 is the high cell density trenched N-ch MOSFETs, which provides excellent RDS(on) and efficiency for most of the small power switching and load switch applications.

The FKN3502 meet the RoHS and Green Product requirement with full function reliability approved.

SOT23 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	30	V
V_{GS}	Gate-Source Voltage	± 12	V
$I_D @ T_A=25^\circ C$	Continuous Drain Current	5.8	A
$I_D @ T_A=70^\circ C$	Continuous Drain Current	4.9	A
I_{DM}	Pulsed Drain Current ²	20	A
$P_D @ T_A=25^\circ C$	Total Power Dissipation ³	1	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient ¹	---	125	°C/W
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹ ($t \leq 10s$)	---	85	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=250\mu\text{A}$	30	---	---	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	BVDSS Temperature Coefficient	Reference to 25°C , $I_D=1\text{mA}$	---	0.029	---	$\text{V}/^\circ\text{C}$
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}$, $I_D=5.8\text{A}$	---	---	27	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}$, $I_D=5\text{A}$	---	---	32	
		$V_{\text{GS}}=2.5\text{V}$, $I_D=4\text{A}$	---	---	40	
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$, $I_D=250\mu\text{A}$	0.5	---	1.2	V
$\Delta V_{\text{GS(th)}}$	$V_{\text{GS(th)}}$ Temperature Coefficient		---	-2.82	---	$\text{mV}/^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=24\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	1	uA
		$V_{\text{DS}}=24\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 12\text{V}$, $V_{\text{DS}}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{\text{DS}}=5\text{V}$, $I_D=5\text{A}$	---	25	---	S
R_g	Gate Resistance	$V_{\text{DS}}=0\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	1.5	---	Ω
Q_g	Total Gate Charge (4.5V)	$V_{\text{DS}}=15\text{V}$, $V_{\text{GS}}=4.5\text{V}$, $I_D=5.8\text{A}$	---	11.5	---	nC
Q_{gs}	Gate-Source Charge		---	1.6	---	
Q_{gd}	Gate-Drain Charge		---	2.9	---	
$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=15\text{V}$, $V_{\text{GS}}=10\text{V}$, $R_G=3\Omega$	---	5	---	ns
T_r	Rise Time		---	47.	---	
$T_{\text{d(off)}}$	Turn-Off Delay Time		---	26	---	
T_f	Fall Time		---	8	---	
C_{iss}	Input Capacitance	$V_{\text{DS}}=15\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	860	---	pF
C_{oss}	Output Capacitance		---	84	---	
C_{rss}	Reverse Transfer Capacitance		---	70	---	







Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,4}	$V_G=V_D=0\text{V}$, Force Current	---	---	5.8	A
V_{SD}	Diode Forward Voltage ²	$V_{\text{GS}}=0\text{V}$, $I_s=1\text{A}$, $T_J=25^\circ\text{C}$	---	---	1.2	V






Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by 150°C junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics


Fig.1 Typical Output Characteristics

Fig.2 On-Resistance vs. Gate-Source

Fig.3 Forward Characteristics Of Reverse

Fig.4 Gate-Charge Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs. T_J

Fig.6 Normalized $R_{DS(on)}$ vs. T_J

Data and specifications subject to change without notice.
www.fetek.com.tw Ver : A


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Gate Charge Waveform