



- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent Cdv/dt effect decline
- ★ Advanced high cell density Trench technology

## Product Summary





BVDSS	RDSON	ID
40V	32mΩ	5A

## Description

The FKN4002 is the high cell density trenched N-ch MOSFETs, which provides excellent RDSON and efficiency for most of the small power switching and load switch applications.

The FKN4002 meet the RoHS and Green Product requirement with full function reliability approved.

## SOT23 Pin Configuration



## Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	40	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D@T_A=25^\circ\text{C}$	Continuous Drain Current, $V_{GS}$ @ 10V <sup>1</sup>	5	A
$I_D@T_A=70^\circ\text{C}$	Continuous Drain Current, $V_{GS}$ @ 10V <sup>1</sup>	4.1	A
$I_{DM}$	Pulsed Drain Current <sup>2</sup>	16	A
$P_D@T_A=25^\circ\text{C}$	Total Power Dissipation <sup>3</sup>	1.25	W
$T_{STG}$	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

## Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient <sup>1</sup>	---	100	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance Junction-Case <sup>1</sup>	---	60	$^\circ\text{C/W}$



**Electrical Characteristics (T<sub>J</sub>=25 °C, unless otherwise noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	40	---	---	V
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	BVDSS Temperature Coefficient	Reference to 25°C, I <sub>D</sub> =1mA	---	0.032	---	V/°C
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =4A	---	---	32	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =3A	---	---	45	
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA	1.0	---	2.5	V
ΔV <sub>GS(th)</sub>	V <sub>GS(th)</sub> Temperature Coefficient		---	-4.5	---	mV/°C
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =32V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	---	---	1	uA
		V <sub>DS</sub> =32V, V <sub>GS</sub> =0V, T <sub>J</sub> =55°C	---	---	5	
I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	---	---	±100	nA
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =4A	---	12	---	S
R <sub>g</sub>	Gate Resistance	V <sub>DS</sub> =0V, V <sub>GS</sub> =0V, f=1MHz	---	2.6	---	Ω
Q <sub>g</sub>	Total Gate Charge (4.5V)	V <sub>DS</sub> =15V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =3A	---	5.5	---	nC
Q <sub>gs</sub>	Gate-Source Charge		---	1.25	---	
Q <sub>gd</sub>	Gate-Drain Charge		---	2.5	---	
T <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =15V, V <sub>GS</sub> =10V, R <sub>G</sub> =3.3Ω I <sub>D</sub> =1A	---	8.9	---	ns
T <sub>r</sub>	Rise Time		---	2.2	---	
T <sub>d(off)</sub>	Turn-Off Delay Time		---	41	---	
T <sub>f</sub>	Fall Time		---	2.7	---	
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz	---	593	---	pF
C <sub>oss</sub>	Output Capacitance		---	76	---	
C <sub>rss</sub>	Reverse Transfer Capacitance		---	56	---	


**Diode Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I <sub>S</sub>	Continuous Source Current <sup>1,4</sup>	V <sub>G</sub> =V <sub>D</sub> =0V, Force Current	---	---	5	A
I <sub>SM</sub>	Pulsed Source Current <sup>2,4</sup>		---	---	16	A
V <sub>SD</sub>	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V, I <sub>S</sub> =1A, T <sub>J</sub> =25°C	---	---	1.2	V


Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed, pulse width ≤ 300us, duty cycle ≤ 2%
- 3.The power dissipation is limited by 150°C junction temperature
- 4.The data is theoretically the same as I<sub>D</sub> and I<sub>DM</sub>, in real applications, should be limited by total power dissipation.


**Typical Characteristics**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance vs. Gate-Source**




**Fig.3 Forward Characteristics Of Reverse**




**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized V<sub>GS(th)</sub> vs. T<sub>J</sub>**




**Fig.6 Normalized R<sub>DS(on)</sub> vs. T<sub>J</sub>**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**



**Fig.9 Normalized Maximum Transient Thermal Impedance**



**Fig.10 Switching Time Waveform**



**Fig.11 Gate Charge Waveform**