



- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary





| BVDSS | RDSON | ID |
|-------|-------|------|
| 40V | 3.3mΩ | 165A |

Description

The FKP4024A is the high cell density trenched N-ch MOSFETs, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.

The FKP4024A meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

TO220 Pin Configuration



Absolute Maximum Ratings

| Symbol | Parameter | Rating | Units |
|-------------------------|--|------------|------------|
| V_{DS} | Drain-Source Voltage | 40 | V |
| V_{GS} | Gate-Source Voltage | ± 20 | V |
| $I_D @ T_C=25^\circ C$ | Continuous Drain Current, $V_{GS} @ 10V^{1,6}$ | 165 | A |
| $I_D @ T_C=100^\circ C$ | Continuous Drain Current, $V_{GS} @ 10V^{1,6}$ | 100 | A |
| I_{DM} | Pulsed Drain Current ² | 250 | A |
| EAS | Single Pulse Avalanche Energy ³ | 125 | mJ |
| I_{AS} | Avalanche Current | 50 | A |
| $P_D @ T_C=25^\circ C$ | Total Power Dissipation ⁴ | 149 | W |
| T_{STG} | Storage Temperature Range | -55 to 150 | $^\circ C$ |
| T_J | Operating Junction Temperature Range | -55 to 150 | $^\circ C$ |

Thermal Data

| Symbol | Parameter | Typ. | Max. | Unit |
|-----------------|--|------|------|--------------|
| $R_{\theta JA}$ | Thermal Resistance Junction-Ambient ¹ | --- | 62 | $^\circ C/W$ |
| $R_{\theta JC}$ | Thermal Resistance Junction-Case ¹ | --- | 0.84 | $^\circ C/W$ |

**Electrical Characteristics ($T_J=25\text{ }^\circ\text{C}$, unless otherwise noted)**

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
|--------------|--|--|------|------|-----------|------------|
| BV_{DSS} | Drain-Source Breakdown Voltage | $V_{GS}=0V, I_D=250\mu A$ | 40 | --- | --- | V |
| $R_{DS(ON)}$ | Static Drain-Source On-Resistance ² | $V_{GS}=10V, I_D=30A$ | --- | 2.6 | 3.3 | m Ω |
| $V_{GS(th)}$ | Gate Threshold Voltage | $V_{GS}=V_{DS}, I_D=250\mu A$ | 2 | --- | 4.5 | V |
| I_{DSS} | Drain-Source Leakage Current | $V_{DS}=48V, V_{GS}=0V, T_J=25^\circ\text{C}$ | --- | --- | 1 | uA |
| | | $V_{DS}=48V, V_{GS}=0V, T_J=55^\circ\text{C}$ | --- | --- | 5 | |
| I_{GSS} | Gate-Source Leakage Current | $V_{GS}=\pm 20V, V_{DS}=0V$ | --- | --- | ± 100 | nA |
| gfs | Forward Transconductance | $V_{DS}=5V, I_D=30A$ | --- | 53 | --- | S |
| R_g | Gate Resistance | $V_{DS}=0V, V_{GS}=0V, f=1\text{MHz}$ | --- | 0.8 | --- | Ω |
| Q_g | Total Gate Charge (10V) | $V_{DS}=32V, V_{GS}=10V, I_D=20A$ | --- | 65 | --- | nC |
| Q_{gs} | Gate-Source Charge | | --- | 24 | --- | |
| Q_{gd} | Gate-Drain Charge | | --- | 21 | --- | |
| $T_{d(on)}$ | Turn-On Delay Time | $V_{DD}=20V, V_{GS}=10V, R_G=3.3\Omega, I_D=30A$ | --- | 26 | --- | ns |
| T_r | Rise Time | | --- | 38 | --- | |
| $T_{d(off)}$ | Turn-Off Delay Time | | --- | 63 | --- | |
| T_f | Fall Time | | --- | 20 | --- | |
| C_{iss} | Input Capacitance | $V_{DS}=15V, V_{GS}=0V, f=1\text{MHz}$ | --- | 4711 | --- | pF |
| C_{oss} | Output Capacitance | | --- | 869 | --- | |
| C_{rss} | Reverse Transfer Capacitance | | --- | 367 | --- | |

Diode Characteristics

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
|----------|--|---|------|------|------|------|
| I_S | Continuous Source Current ^{1,5} | $V_G=V_D=0V$, Force Current | --- | --- | 165 | A |
| V_{SD} | Diode Forward Voltage ² | $V_{GS}=0V, I_S=1A, T_J=25^\circ\text{C}$ | --- | --- | 1.2 | V |
| t_{rr} | Reverse Recovery Time | $I_F=30A, dI/dt=100A/\mu s,$ | --- | 20.3 | --- | nS |
| Q_{rr} | Reverse Recovery Charge | $T_J=25^\circ\text{C}$ | --- | 9.5 | --- | nC |

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{DD}=25V, V_{GS}=10V, L=0.1mH, I_{AS}=50A$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.
- 6.Package limitation current is 85A.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source Voltage




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized R_{DSON} vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform

$$EAS = \frac{1}{2} L \times I_{AS}^2 \times \frac{BV_{DSS}}{BV_{DSS} - V_{DD}}$$




Fig.11 Unclamped Inductive Switching Waveform