

October 2013

FL7930C Single-Stage Flyback and Boundary-Mode PFC Controller for Lighting

Features

- PFC-Ready Signal
- V_{IN}-Absent Detection
- Maximum Switching Frequency Limitation
- Internal Soft-Start and Startup without Overshoot
- Internal Total Harmonic Distortion (THD) Optimizer
- Precise Adjustable Output Over-Voltage Protection
- Open-Feedback Protection and Disable Function
- Zero-Current Detector (ZCD)
- 150 µs Internal Startup Timer
- MOSFET Over-Current Protection (OCP)
- Under-Voltage Lockout with 3.5 V Hysteresis
- Low Startup and Operating Current
- Totem-Pole Output with High State Clamp
- +500/-800 mA Peak Gate Drive Current
- 8-Pin, Small Outline Package (SOP)

Applications

- Ballast
- General LED Lighting
- Industrial, Commercial, and Residential Fixtures
- Outdoor Lighting: Street, Roadway, Parking, Construction, Ornamental LED Lighting Fixtures

Description

The FL7930C is an active power factor correction (PFC) controller for boost PFC applications that operate in critical conduction mode (CRM). It uses a voltage-mode PWM that compares an internal ramp signal with the error amplifier output to generate a MOSFET turn-off signal. Because the voltage-mode CRM PFC controller does not need rectified AC line voltage information, it saves the power loss of an input voltage-sensing network necessary for a current-mode CRM PFC controller.

FL7930C provides over-voltage protection (OVP), open-feedback protection, over-current protection (OCP), input-voltage-absent detection, and under-voltage lockout protection (UVLO). The PFC-ready pin can be used to trigger other power stages when PFC output voltage reaches the proper level with hysteresis. The FL7930C can be disabled if the INV pin voltage is lower than 0.45 V and the operating current decreases to a very low level. Using a new variable on-time control method, total harmonic distortion (THD) is lower than in conventional CRM boost PFC ICs.

Ordering Information

Part Number	Operating Temperature Range Top Mark Package		Top Mark Package	
FL7930CMX_G	-40 to +125°C	FL7930CG	8-Lead, Small Outline Package (SOP)	Tape & Reel

Application Diagram




Figure 1. Typical Boost PFC Application

Internal Block Diagram




Figure 2. Functional Block Diagram

Pin Configuration




Figure 3. Pin Configuration (Top View)

Pin Definitions

Pin#	Name	Description
1	INV	This pin is the inverting input of the error amplifier. The output voltage of the boost PFC converter should be resistively divided to 2.5 V.
2	RDY	This pin is used to detect PFC output voltage reaching a pre-determined value. When output voltage reaches 89% of rated output voltage, this pin is pulled HIGH, which is an (open-drain) output type.
3	COMP	This pin is the output of the transconductance error amplifier. Components for the output voltage compensation should be connected between this pin and GND.
4	cs	This pin is the input of the over-current protection comparator. The MOSFET current is sensed using a sensing resistor and the resulting voltage is applied to this pin. An internal RC filter is included to filter switching noise.
5	ZCD	This pin is the input of the zero-current detection (ZCD) block. If the voltage of this pin goes higher than 1.5 V, then goes lower than 1.4 V, the MOSFET is turned on.
6	GND	This pin is used for the ground potential of all the pins. For proper operation, the signal ground and the power ground should be separated.
7	OUT	This pin is the gate drive output. The peak sourcing and sinking current levels are +500 mA and -800 mA, respectively. For proper operation, the stray inductance in the gate driving path must be minimized.
8	V _{CC}	This is the IC supply pin. IC current and MOSFET drive current are supplied using this pin.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Max.	Unit
V _{CC}	Supply Voltage			Vz	V
I _{OH} , I _{OL}	Peak Drive Output Currer	nt	-800	+500	mA
I _{CLAMP}	Driver Output Clamping D	Diodes V _O >V _{CC} or V _O <-0.3 V	-10	+10	mA
I _{DET}	Detector Clamping Diode	s	-10	+10	mA
V _{IN}	RDY Pin ⁽¹⁾		Vz	V	
V	Error Amplifier Input, Out	out and ZCD ⁽¹⁾	-0.3	8.0	V
V _{IN}	CS Input Voltage ⁽²⁾		-10.0	6.0	V
TJ	Operating Junction Temp	erature		+150	°C
T _A	Operating Temperature R	lange	-40	+125	°C
T _{STG}	Storage Temperature Rai	-65	+150	°C	
ESD	Electrostatic Discharge	Human Body Model, JESD22-A114		2.5	14/
ESD	Capability	Charged Device Model, JESD22-C101		2.0	kV

Notes:

- 1. When this pin is supplied by external power sources by accident, its maximum allowable current is 50 mA.
- 2. In case of DC input, the acceptable input range is -0.3 V~6 V: within 100 ns -10 V~6 V is acceptable, but electrical specifications are not guaranteed during such a short time.

Thermal Impedance

Symbol	Parameter	Min.	Max.	Unit
Θ_{JA}	Thermal Resistance, Junction-to-Ambient ⁽³⁾	150		°C/W

Note:

3. Regarding the test environment and PCB type, please refer to JESD51-2 and JESD51-10.

Electrical Characteristics

 V_{CC} = 14 V and T_{A} = -40°C~+125°C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _{CC} Section						
V _{START}	Start Threshold Voltage	V _{CC} Increasing	11	12	13	V
V _{STOP}	Stop Threshold Voltage	V _{CC} Decreasing	7.5	8.5	9.5	V
HY _{UVLO}	UVLO Hysteresis		3.0	3.5	4.0	V
Vz	Zener Voltage	I _{CC} =20 mA	20	22	24	V
V _{OP}	Recommended Operating Range		13		20	V
Supply Curr	ent Section					
I _{START}	Startup Supply Current	V _{CC} =V _{START} -0.2 V		120	190	μΑ
I _{OP}	Operating Supply Current	Output Not Switching		1.5	3.0	mA
I _{DOP}	Dynamic Operating Supply Current	50 kHz, C₁=1 nF		2.5	4.0	mA
I _{OPDIS}	Operating Current at Disable	V _{INV} =0 V	90	160	230	μΑ
Error Ampli	fier Section					
V _{REF1}	Voltage Feedback Input Threshold1	T _A =25°C	2.465	2.500	2.535	V
ΔV_{REF1}	Line Regulation	V _{CC} =14 V~20 V		0.1	10.0	mV
ΔV_{REF2}	Temperature Stability of V _{REF1} ⁽⁴⁾			20		mV
I _{EA,BS}	Input Bias Current	V _{INV} =1 V~4 V	-0.5		0.5	μΑ
I _{EAS,SR}	Output Source Current	V _{INV} =V _{REF} -0.1 V		-12		μΑ
I _{EAS,SK}	Output Sink Current	V _{INV} =V _{REF} +0.1 V		12		μΑ
V_{EAH}	Output Upper Clamp Voltage	V _{INV} =1 V, V _{CS} =0 V	6.0	6.5	7.0	V
V _{EAZ}	Zero-Duty Cycle Output Voltage		0.9	1.0	1.1	V
g _m	Transconductance ⁽⁴⁾	V	90	115	140	µmho
Maximum O	n-Time Section					
t _{ON,MAX1}	Maximum On-Time Programming 1	T _A =25°C, V _{ZCD} =1 V	35.5	41.5	47.5	μs
t _{ON,MAX2}	Maximum On-Time Programming 2	T _A =25°C, I _{ZCD} =0.469 mA	11.2	13.0	14.8	μs
Current-Sen	se Section			1		
V _{CS}	Current-Sense Input Threshold Voltage Limit		0.7	0.8	0.9	V
I _{CS,BS}	Input Bias Current	V _{CS} =0 V~1 V	-1.0	-0.1	1.0	μΑ
t _{CS,D}	Current-Sense Delay to Output ⁽⁴⁾	dV/dt=1 V/100 ns, from 0 V to 5 V		350	500	ns

Continued on the following page...

Electrical Characteristics

 V_{CC} = 14 V and T_A = -40°C~+125°C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Zero-Curr	ent Detect Section					
V _{ZCD}	Input Voltage Threshold ⁽⁴⁾		1.35	1.50	1.65	V
HY _{ZCD}	Detect Hysteresis ⁽⁴⁾		0.05	0.10	0.15	V
V_{CLAMPH}	Input High Clamp Voltage	I _{DET} =3 mA	5.5	6.2	7.5	V
V_{CLAMPL}	Input Low Clamp Voltage	I _{DET} = -3 mA	0	0.65	1.00	V
I _{ZCD,BS}	Input Bias Current	V _{ZCD} =1 V~5 V	-1.0	-0.1	1.0	μA
I _{ZCD,SR}	Source Current Capability ⁽⁴⁾	T _A =25°C			-4	mA
I _{ZCD,SK}	Sink Current Capability ⁽⁴⁾	T _A =25°C			10	mA
t _{ZCD,D}	Maximum Delay From ZCD to Output Turn-On ⁽⁴⁾	dV/dt=-1 V/100 ns, from 5 V to 0 V	100		200	ns
Output Se	ection					
VoH	Output Voltage High	I _O =-100 mA, T _A =25°C	9.2	11.0	12.8	V
V _{OL}	Output Voltage Low	I _O =200 mA, T _A =25°C		1.0	2.5	V
t _{RISE}	Rising Time ⁽⁴⁾	C _{IN} =1 nF		50	100	ns
t _{FALL}	Falling Time ⁽⁴⁾	C _{IN} =1 nF		50	100	ns
$V_{O,MAX}$	Maximum Output Voltage	V _{CC} =20 V, I _O =100 μA	11.5	13.0	14.5	V
$V_{O,UVLO}$	Output Voltage with UVLO Activated	V _{CC} =5 V, I _O =100 μA			1	V
Restart / I	Maximum Switching Frequency Limit	Section	1			7.5
t _{RST}	Restart Timer Delay		50	150	300	μs
f _{MAX}	Maximum Switching Frequency ⁽⁴⁾		250	300	350	kHz
RDY Pin			1			
I _{RDY.SK}	Output Sink Current		1	2	4	mA
V _{RDY,SAT}	Output Saturation Voltage	I _{RDY,SK} =2 mA		320	500	mV
I _{RDY,LK}	Output Leakage Current	Output High Impedance			1	μA
	Timer Section			/		·
t _{SS}	Internal Soft-Soft ⁽⁴⁾		3	5	7	ms
UVLO Sec						
V _{RDY}	Output Ready Voltage		2.166	2.240	2.314	V
HY _{RDY}	Output Ready Hysteresis			0.189		V
Protection						
V _{OVP}	OVP Threshold Voltage	T _A =25°C	2.620	2.675	2.730	V
HY _{OVP}	OVP Hysteresis	T _A =25°C	0.120	0.175	0.230	V
V _{EN}	Enable Threshold Voltage		0.40	0.45	0.50	V
HYEN	Enable Hysteresis		0.050	0.10	0.15	V
T _{SD}	Thermal Shutdown Temperature ⁽⁴⁾		125	140	155	°C
T _{HYS}	Hysteresis Temperature of TSD ⁽⁴⁾			60		°C

Note:

^{4.} These parameters, although guaranteed by design, are not production tested.


Comparison of FL6961 and FL7930C

Function	FL6961	FL7930C	FL7930C Advantages		
			No External Circuit for PFC Output UVLO		
PFC Ready Pin	None	Integrated	 Reduce Power Loss and BOM Cost Caused by PFC Out UVLO Circuit 		
			 Versatile Open-Drain Pin 		
			Abnormal CCM Operation Prohibited		
Frequency Limit	None	Integrated	 Abnormal Inductor Current Accumulation Can Be Prohibited 		
\/ Absort Detection	Nama	lete suete d	 Increase System Reliability by Testing for Input Supply Voltage 		
V _{IN} -Absent Detection	tion None Integrated		n None Integrated		 Guarantee Stable Operation at Short Electric Power Failure
Soft-Start and			■ Reduce Voltage and Current Stress at Startup		
Startup without Overshoot	None	Integrated	Eliminate Audible Noise due to Unwanted OVP Triggering		
THD Optimizer	External	Internal	No External Resistor Needed		
TOD	None	140°C with 60°C	Stable and Reliable TSD Operation		
TSD	None	Hysteresis	■ Converter Temperature Range Limited Range		
Control Range Compensation	None	Integrated			

Comparison of FL7930B and FL7930C

Function	FL7930B	FL7930C	FL7930C Remark
RDY Pin	None	Integrated	■ If PFC Rated Output Voltage is Assumed 390 V: V _{RDY_HIGH} Trigger Voltage = 349 V,
OVP Pin	Integrated	None	V _{RDY_LOW} Trigger Voltage = 320 V

Typical Performance Characteristics







Figure 4. Voltage Feedback Input Threshold 1 (V_{REF1}) vs. T_A

Figure 5. Start Threshold Voltage (V_{START}) vs. T_A







Figure 6. Stop Threshold Voltage (V_{STOP}) vs. T_A

Figure 7. Startup Supply Current (I_{START}) vs. T_A







Figure 8. Operating Supply Current (IoP) vs. TA Figure 9. Output Upper Clamp Voltage (VEAH) vs. TA

Typical Performance Characteristics







Figure 10. Zero Duty Cycle Output Voltage (V_{EAZ}) vs. T_{A}

Figure 11. Maximum On-Time Program 1 ($t_{ON,MAX1}$) vs. T_A







Figure 12. Maximum On-Time Program 2 ($t_{\text{ON,MAX2}}$) vs. T_{A}

Figure 13. Current-Sense Input Threshold Voltage Limit (V_{CS}) vs. T_A






Figure 14. Input High Clamp Voltage (V_{CLAMPH}) vs. T_A Figure 15. Input Low Clamp Voltage (V_{CLAMPL}) vs. T_A

Typical Performance Characteristics




Figure 16. Output Voltage High (VoH) vs. TA




Figure 17. Output Voltage Low (Vol) vs. TA




Figure 18. Restart Timer Delay (t_{RST}) vs. T_A




Figure 19. Output Ready Voltage (V_{RDY}) vs. T_A




Figure 20. Output Saturation Voltage ($V_{RDY,SAT}$) vs. T_A




Figure 21. OVP Threshold Voltage (V_{OVP}) vs. T_A

Applications Information

1. Startup: Normally, supply voltage (V_{CC}) of a PFC block is fed from the additional power supply, which can be called standby power. Without this standby power, auxiliary winding for zero current detection can be used as a supply source. Once the supply voltage of the PFC block exceeds 12 V, internal operation is enabled until the voltage drops to 8.5 V. If V_{CC} exceeds V_{Z} , 20 mA current is sinking from V_{CC} .




Figure 22. Startup Circuit

2. INV Block: Scaled-down voltage from the output is the input for the INV pin. Many functions are embedded based on the INV pin: transconductance amplifier, output OVP comparator, disable comparator, and output UVLO comparator.

For the output voltage control, a transconductance amplifier is used instead of the conventional voltage amplifier. The transconductance amplifier (voltage-controlled current source) aids the implementation of the OVP and disable functions. The output current of the amplifier changes according to the voltage difference of the inverting and non-inverting input of the amplifier. To cancel down the line input voltage effect on power factor correction, the effective control response of the PFC block should be slower than the line frequency and this conflicts with the transient response of controller. Two-pole one-zero type compensation can meet both requirements.

The OVP comparator shuts down the output drive block when the voltage of the INV pin is higher than 2.675 V and there is 0.175 V hysteresis. The disable comparator disables operation when the voltage of the inverting input is lower than 0.35 V and there is 100 mV hysteresis. An external small-signal MOSFET can be used to disable the IC, as shown in Figure 23. The IC operating current decreases to reduce power consumption if the IC is disabled. Figure 24 is the timing chart of the internal circuit near the INV pin when rated PFC output voltage is 390 $V_{\rm DC}$ and $V_{\rm CC}$ supply voltage is 15 V.




Figure 23. Circuit Around INV Pin




Figure 24. Timing Chart for INV Block

3. RDY Output: When the INV voltage is higher than 2.24 V, RDY output is triggered HIGH and lasts until the INV voltage is lower than 2.051 V. When input AC voltage is quite high, for example 240 VAC, PFC output voltage is always higher than RDY threshold, regardless of boost converter operation. In this case, the INV voltage is already higher than 2.24 V before PFC V_{CC} touches V_{START}; however, RDY output is not triggered to HIGH until V_{CC} touches V_{START}. After boost converter operation stops, RDY is not pulled LOW because the INV voltage is higher than the RDY threshold. When V_{CC} of the PFC drops below 5 V, RDY is pulled LOW even though PFC output voltage is higher than threshold. The RDY pin output is open drain, so needs an external pullup resistor to supply the proper power source. The RDY pin output remains floating until V_{CC} is higher than 2 V.




Figure 25. Two Cases of RDY Triggered HIGH

V_{CC}




Figure 26. Two Cases of RDY Triggered LOW

4. Zero-Current Detection: Zero-current detection (ZCD) generates the turn-on signal of the MOSFET when the boost inductor current reaches zero using an auxiliary winding coupled with the inductor. When the power switch turns on, negative voltage is induced at the auxiliary winding due to the opposite winding direction (see Equation 1). Positive voltage is induced (see Equation 2) when the power switch turns off.

$$V_{AUX} = -\frac{T_{AUX}}{T_{IND}} \cdot V_{AC}$$
 (1)

$$V_{AUX} = \frac{T_{AUX}}{T_{IND}} \cdot (V_{PFCOUT} - V_{AC})$$
 (2)

where:

V_{AUX} is the auxiliary winding voltage;

T_{IND} is boost inductor turns;

T_{IND} auxiliary winding turns;

V_{AC} is input voltage for PFC converter; and

 $V_{\text{OUT_PFC}}$ is output voltage from the PFC converter.




Figure 27. Circuit Near ZCD

Because auxiliary winding voltage can swing from negative to positive voltage, the internal block in ZCD pin has both positive and negative voltage clamping circuits. When the auxiliary voltage is negative, an internal circuit clamps the negative voltage at the ZCD pin around 0.65 V by sourcing current to the serial resistor between the ZCD pin and the auxiliary winding. When the auxiliary voltage is higher than 6.5 V, current is sinked through a resistor from the auxiliary winding to the ZCD pin.




Figure 28. Auxiliary Voltage Depends on MOSFET Switching

The auxiliary winding voltage is used to check the boost inductor current zero instance. When boost inductor current becomes zero, there is a resonance between boost inductor and all capacitors at the MOSFET drain pin: including Coss of the MOSFET; an external capacitor at the D-S pin to reduce the voltage rising and falling slope of the MOSFET; a parasitic capacitor at inductor; and so on to improve performance. Resonated voltage is reflected to the auxiliary winding and can be used for detecting zero current of boost inductor and valley position of MOSFET voltage stress. For valley detection, a minor delay by the resistor and capacitor is needed. A capacitor increases the noise immunity at the ZCD pin. If ZCD voltage is higher than 1.5 V, an internal ZCD comparator output becomes HIGH and LOW when the ZCD goes below 1.4 V. At the falling edge of comparator output, internal logic turns on the MOSFET




Figure 29. Auxiliary Voltage Threshold

When no ZCD signal is available, the PFC controller cannot turn on the MOSFET, so the controller checks every switching off time and forces MOSFET turn on when the off time is longer than 150 µs. This restart timer triggers MOSFET turn-on at startup and may be used at the input voltage zero-cross period.




Figure 30. Restart Timer at Startup

Because the MOSFET turn-on depends on the ZCD input, switching frequency may increase to higher than several megahertz due to the mis-triggering or noise on the nearby ZCD pin. If the switching frequency is higher than needed for critical conduction mode (CRM), operation mode shifts to continuous conduction mode (CCM). In CCM, unlike CRM where the boost inductor current is reset to zero at the next switch on; inductor current builds up at every switching cycle and can be raised to very high current that exceeds the current rating of the power switch or diode. This can seriously damage the power switch. To avoid this, maximum switching frequency limitation is embedded. If ZCD signal is applied again within 3.3 µs after the previous rising edge of gate signal, this signal is ignored internally and FL7930C waits for another ZCD signal. This slightly degrades the power factor performance at light load and high input voltage.




Figure 31. Maximum Switching Frequency Limit Operation

5. Control: The scaled output is compared with the internal reference voltage and sinking or sourcing current is generated from the COMP pin by the transconductance amplifier. The error amplifier output is compared with the internal sawtooth waveform to give proper turn-on time based on the controller.




Figure 32. Control Circuit

Unlike a conventional voltage-mode PWM controller, FL7930C turns on the MOSFET at the falling edge of ZCD signal. The "ON" instant is determined by the external signal and the turn-on time lasts until the error amplifier output (V_{COMP}) and sawtooth waveform meet. When load is heavy, output voltage decreases, scaled output decreases, COMP voltage increases to compensate low output, turn-on time lengthens to give more inductor turn-on time, and increased inductor current raises the output voltage. This is how a PFC negative feedback controller regulates output.

The maximum of V_{COMP} is limited to 6.5 V, which dictates the maximum turn-on time. Switching stops when V_{COMP} is lower than 1.0 V.




Figure 33. Turn-On Time Determination

The roles of PFC controller are regulating output voltage and input current shaping to increase power factor. Duty control based on the output voltage should be fast enough to compensate output voltage dip or overshoot. For the power factor, however, the control loop must not react to the fluctuating AC input voltage. These two requirements conflict; therefore, when designing a feedback loop, the feedback loop should be least ten times slower than AC line frequency. That slow response is made by C1 at the compensator. R1 makes gain boost around operation region and C2 attenuates gain at higher frequency. Boost gain by R1 helps raise the response time and improves phase margin.




Figure 34. Compensators Gain Curve

For the transconductance error amplifier side, gain changes based on differential input. When the error is large, gain is large to suppress the output dip or peak quickly. When the error is small, low gain is used to improve power factor performance.




Figure 35. Gain Characteristic

6. Soft-Start: When V_{CC} reaches V_{START} , the internal reference voltage is increased like a stair step for 5 ms. As a result, V_{COMP} is also raised gradually and MOSFET turn-on time increases smoothly. This reduces voltage and current stress on the power switch during startup.




Figure 36. Soft-Start Sequence

7. Startup without Overshoot: Feedback control speed of PFC is quite slow. Due to the slow response, there is a gap between output voltage and feedback control. That is why over-voltage protection (OVP) is critical at the PFC controller and voltage dip caused by fast load changes from light to heavy is diminished by a bulk capacitor. OVP is triggered during startup phase. Operation on and off by OVP at startup may cause audible noise and can increase voltage stress at startup, which is normally higher than in normal operation. This operation is improved when soft-start time is very long. However, too much startup time enlarges the output voltage building time at light load. FL7930C has overshoot protection at startup. During startup, the feedback loop is controlled by an internal proportional gain controller and, when the output voltage reaches the rated value, it switches to an external compensator after a transition time of 30 ms. This internal proportional gain controller eliminates overshoot at startup and an external conventional compensator takes over successfully afterward.





Figure 37. Startup without Overshoot

8. THD Optimization: Total harmonic distortion (THD) is the factor that dictates how closely input current shape matches sinusoidal form. The turn-on time of the PFC controller is almost constant over one AC line period due to the extremely low feedback control response. The turn-off time is determined by the current decrease slope of the boost inductor made by the input voltage and output voltage. Once inductor current becomes zero, resonance between Coss and the boost inductor makes oscillating waveforms at the drain pin and auxiliary winding. By checking the auxiliary winding voltage through the ZCD pin, the controller can check the zero current of boost inductor. At the same time, a minor delay is inserted to determine the valley position of drain voltage. The input and output voltage difference is at its maximum at the zero cross point of AC input voltage. The current decrease slope is steep near the zero cross region and more negative inductor current flows during a drain voltage valley detection time. Such a negative inductor current cancels down the positive current flows and input current becomes zero, called "zero-cross distortion" in PFC.



Input and Output Current Near Input

Voltage Peak

Figure 40. Circuit of THD Optimizer




Figure 39. Input and Output Current Near Input Voltage Peak Zero Cross

To improve this, lengthened turn-on time near the zero cross region is a well-known technique, though the method may vary and may be proprietary. FL7930C optimizes this by sourcing current through the ZCD pin. Auxiliary winding voltage becomes negative when the MOSFET turns on and is proportional to input voltage. The negative clamping circuit of ZCD outputs the current to maintain the ZCD voltage at a fixed value. The sourcing current from the ZCD is directly proportional to the input voltage. Some portion of this current is applied to the internal sawtooth generator, together with a fixed-current source. Theoretically, the fixed-current source and the capacitor at sawtooth generator determine the maximum turn-on time when no current is sourcing at ZCD clamp circuit and available turn-on time gets shorter proportional to the ZCD sourcing current.




Figure 38.





Figure 41. Effect of THD Optimizer

By THD optimizer, turn-on time over one AC line period is proportionally changed, depending on input voltage. Near zero cross, lengthened turn-on time improves THD performance.

9. V_{IN}-Absent Detection: To save power loss caused by input voltage sensing resistors and to optimize THD, the FL7930C omits AC input voltage detection. Therefore, no information about AC input is available from the internal controller. In many cases, the V_{CC} of PFC controller is supplied by an independent power source, like standby power. In this scheme, some mismatch may exist. For example, when the electric power is suddenly interrupted during two or three AC line periods; V_{CC} is still live during that time, but output voltage drops because there is no input power source. Consequently, the control loop tries to compensate for the output voltage drop and V_{COMP} reaches its maximum. This lasts until AC input voltage is live again. When AC input voltage is live again, high V_{COMP} allows high switching current and more stress is put on the MOSFET and diode. To protect against this, FL7930C checks if the input AC voltage exists. If input does not exist, soft-start is reset and waits until AC input is live again. Soft-start manages the turn-on time for smooth operation when it detects AC input is applied again and applies less voltage and current stress on startup.






Figure 43. With V_{IN}-Absent Circuit

- **10. Current Sense**: The MOSFET current is sensed using an external sensing resistor for over-current protection. If the CS pin voltage is higher than 0.8 V, the over-current protection comparator generates a protection signal. An internal RC filter of 40 k Ω and 8 pF is included to filter switching noise.
- 11. Gate Driver Output: FL7930C contains a single totem-pole output stage designed for a direct drive of the power MOSFET. The drive output is capable of up to +500 / -800 mA peak current with a typical rise and fall time of 50 ns with 1 nF load. The output voltage is clamped to 13 V to protect the MOSFET gate even if the V_{CC} voltage is higher than 13 V.

PCB Layout Guide

PFC block normally handles high switching current and the voltage low energy signal path can be affected by the high energy path. Cautious PCB layout is mandatory for stable operation.

- 1. The gate drive path should be as short as possible. The closed-loop that starts from the gate driver, MOSFET gate, and MOSFET source to ground of PFC controller should be as close as possible. This is also crossing point between power ground and signal ground. Power ground path from the bridge diode to the output bulk capacitor should be short and wide. The sharing position between power ground and signal ground should be only at one position to avoid ground loop noise. Signal path of the PFC controller should be short and wide for external components to contact.
- 2. The PFC output voltage sensing resistor is normally high to reduce current consumption. This path can be affected by external noise. To reduce noise potential at the INV pin, a shorter path for output sensing is recommended. If a shorter path is not possible, place some dividing resistors between PFC output and the INV pin closer to the INV pin is better. Relative high voltage close to the INV pin can be helpful.
- The ZCD path is recommended close to auxiliary winding from boost inductor and to the ZCD pin. If that is difficult, place a small capacitor (below 50 pF) to reduce noise.
- 4. The switching current sense path should not share with another path to avoid interference. Some additional components may be needed to reduce the noise level applied to the CS pin.

5. A stabilizing capacitor for V_{CC} is recommended as close as possible to the V_{CC} and ground pins. If it is difficult, place the SMD capacitor as close to the corresponding pins as possible.




Figure 44. Recommended PCB Layout

Typical Application Circuit

Application	Device	Input Voltage Range	Rated Output Power	Output Voltage (Maximum Current)
LED Lighting	FL7930C	90-265 V _{AC}	195 W	390 V (0.5 A)

Features

- Average efficiency of 25%, 50%, 75%, and 100% load conditions is higher than 95% at universal input.
- Power factor at rated load is higher than 0.98 at universal input.
- Total Harmonic Distortion (THD) at rated load is lower than 15% at universal input.

Key Design Notes

- When auxiliary V_{CC} supply is not available, V_{CC} power can be supplied through Zero Current Detect (ZCD) winding. The power consumption of R103 is quite high, so its power rating needs checking.
- Because the input bias current of INV pin is almost zero, output voltage sensing resistors (R112~R115) should be as high as possible. However, too-high resistance makes the node susceptible to noise. Resistor values need to strike a balance between power consumption and noise immunity.
- Quick-charge diode D106 can be eliminated. Without D106, system operation is normal due to the controller's highly reliable protection features.

Schematic




Figure 45. Demonstration Circuit

Transformer




Figure 46. Transformer Schematic Diagram

Winding Specifications

Decition	No	Pin (S. 5) Wine Turns Winding		5) Wine Turns Winding		Ва	rrier Tap	е
Position	No	Pin (S → F)	VVIIA I IIIITAS I		Method	TOP	вот	Ts
Dottom	N _p	9, 10 → 7, 8	0.1φ×50	49	Solenoid Winding			1
BOILOITI	Bottom Insulation: Polyester Tape t = 0.025 mm, 3 Layers							
Ton	N _{AUX}	2 → 4	0.3φ	6	Solenoid Winding			
Тор	Insulation: Polyester Tape t = 0.025 mm, 4 Layers					Y		

Electrical Characteristics

	Pin	Specification	Remark	
Inductance	9, 10 → 7, 8	230 μH ±7%	100 kHz, 1 V	

Core & Bobbin

Core: EER3124, Samhwa (PL-7) (Ae=97.9 mm²)

Bobbin: EER3124

Bill of Materials

Part #	Value	Note	Part #	Value		Note
	Re	esistor	1		Switc	h
R101	1 ΜΩ	1W	Q101	FCPF20N60	20 A, 6	00 V, SuperFET®
R102	330 kΩ	1/2W		1	Diode	
R103	10 kΩ	1W	D101	1N4746	1 W, 1	8 V, Zener Diode
R104	30 kΩ	1/4W	D102	UF4004		V Glass Passivated fficiency Rectifier
R107	10 kΩ	1/4W	D103	1N4148	1 A, 100 V	/ Small-Signal Diode
R108	4.7 kΩ	1/4W	D104	1N4148	1 A, 100 V	/ Small-Signal Diode
R109	47 kΩ	1/4W	D105		8 A, 600 Y	V, General-Purpose Rectifier
R110	10 kΩ	1/4W	D106		3 A, 600 Y	V, General-Purpose Rectifier
R111	0.80 kΩ	5W				
R112, 113, 114	3.9 kΩ	1/4W	IC101	FL7930C	CRM PFC Controller	
R115	75 kΩ	1/4W				
	Capacito	or			Fuse	
C101	220 nF / 275 V _{AC}	Box Capacitor	FS101	5 A / 250 V	N.	
C102	680 nF / 275 V _{AC}	Box Capacitor			NTC	
C103	0.68 µF / 630 V	Box Capacitor	TH101	5D-15		1
C104	12 nF / 50 V	Ceramic Capacitor		В	ridge Diode	
C105	100 nF / 50 V	SMD (1206)	BD101		1	15 A, 600 V
C107	33 µF / 50 V	Electrolytic Capacitor			Line Filter	
C108	220 nF / 50 V	Ceramic Capacitor	LF101	23 mH		
C109	47 nF / 50 V	Ceramic Capacitor		Т	ransformer	
C110	1 nF / 50 V	Ceramic Capacitor	T1	EER3124	Ae=97.9 mm ²	
C112	47 nF / 50 V	Ceramic Capacitor		1	ZNR	7
C111	220 µF / 450 V	Electrolytic Capacitor	ZNR101	10D471		
C114	2.2 nF / 450 V	Box Capacitor				
C115	2.2 nF / 450 V	Box Capacitor				

Physical Dimensions




Figure 47. 8-Lead, Small Outline Package (SOP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/dwg/M0/M08A.pdf.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

F-PFS™ AX-CAP®, FRFET®

Global Power Resource^{SN} BitSiC™ Build it Now™ GreenBridge™ Green FPS™ CorePLUS™

Green FPS™ e-Series™ CorePOWER™ CROSSVOLT™ Gmax™

CTL™ GTO™ IntelliMAX™ Current Transfer Logic™ DEUXPEED® ISOPLANAR™

Dual Cool™ Making Small Speakers Sound Louder

EcoSPARK® and Better[⊺] EfficientMax™ MegaBuck™

MICROCOUPLER™ ESBC™ MicroFET™ MicroPak™

Fairchild® MicroPak2™ Fairchild Semiconductor® MillerDrive™ FACT Quiet Series™ FACT FAST® mWSaver⁶ OptoHiT™ FastvCore™ FETBench™

MotionMax™ OPTOLOGIC® OPTOPLANAR® PowerTrench[®] PowerXS[™]

Programmable Active Droop™

OS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise^T SmartMax™ SMART START™

Solutions for Your Success™

SPM[®] STEALTH™ SuperFET[®] SuperSOT™-3 SuperSOT™-6

SuperSOT™-8 SupreMOS® SyncFET™

SYSTEM STERNERAL® TinyBoost[®]

TinyBuck[®] TinyCalc™ TinyLogic[®] **TINYOPTO**TM TinyPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®* uSerDes™

UHC Ultra FRFET™ UniFFT™ **VCX™** VisualMax™ VoltagePlus™ XS™

DISCLAIMER

FPS™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 166

^{*} Trademarks of System General Corporation, used under license by Fairchild Semiconductor.