



EPROM/ROM-Based 8-Bit Microcontroller

Devices Included in this Data Sheet:

- FM8PE59AE : 28-pin EPROM device
- FM8PE59BE : 32-pin EPROM device
- FM8PE59A : 28-pin Mask ROM device
- FM8PE59B : 32-pin Mask ROM device

FEATURES

- Only 49 single word instructions
- All instructions are single cycle except for program branches which are two-cycle
- 13-bit wide instructions
- All ROM/EPROM area GOTO/FGOTO instruction
- All ROM/EPROM area subroutine CALL/FCALL instruction
- 8-bit wide data path
- 5-level deep hardware stack
- 4K x 13 bits on chip EPROM/ROM
- 144 x 8 bits on chip general purpose registers (SRAM)
- Operating speed: DC-20 MHz clock input
DC-100 ns instruction cycle
- Direct, indirect addressing modes for data accessing
- One 8-bit real time clock/counter (Timer0) with 8-bit programmable prescaler
- One 8-bit real time clock/counter (Timer1) with 2-bit programmable prescaler and period setting
- Internal Power-on Reset (POR)
- Built-in Low Voltage Detector (LVD) for Brown-out Reset (BOR)
- Power-up Reset Timer (PWRT) and Oscillator Start-up Timer (OST)
- On chip Watchdog Timer (WDT) with internal oscillator for reliable operation and soft-ware watch-dog enable/disable control
- Three I/O ports IOA, IOB and IOC with independent direction control
- 16 soft-ware control pull-high pins: Port B/Port C
- 8 soft-ware control pull-down pins: IOA0~A3/IOB0~B3
- 2 soft-ware control open-drain pins: IOC6/IOC7
- IR output channel with programmable frequency and duty cycle
- Serial Peripheral Interface (SPI)
- Four internal interrupt source: Timer0 overflow, Timer1 match, IROUT, and SPI module; Two external interrupt source: INT0 pin, and INT1 pin
- Wake-up from SLEEP by Port B/IOC4/IOC5 input falling
- Power saving SLEEP mode
- Programmable Code Protection
- Selectable oscillator options:
 - ERC: External Resistor/Capacitor Oscillator
 - XT: Crystal/Resonator Oscillator
 - HF: High Frequency Crystal/Resonator Oscillator
 - LF: Low Frequency Crystal Oscillator
 - IRC: Internal Resistor/Capacitor Oscillator
- Wide-operating voltage range:
 - EPROM : 2.3V to 5.5V
 - ROM : 2.3V to 5.5V


GENERAL DESCRIPTION




The FM8PE59 series is a family of low-cost, high speed, high noise immunity, EPROM/ROM-based 8-bit CMOS microcontrollers. It employs a RISC architecture with only 47 instructions. All instructions are single cycle except for program branches which take two cycles. The easy to use and easy to remember instruction set reduces development time significantly.

The FM8PE59 series consists of Power-on Reset (POR), Brown-out Reset (BOR), Power-up Reset Timer (PWRT), Oscillator Start-up Timer (OST), Watchdog Timer, EPROM/ROM, SRAM, tri-state I/O port, I/O pull-high/open-drain/pull-down control, Power saving SLEEP mode, 2 real time programmable clock/counter, Interrupt, IROUT, SPI, Wake-up from SLEEP mode, and Code Protection for EPROM products. There are four oscillator configurations to choose from, including the power-saving LP (Low Power) oscillator and cost saving RC oscillator.

The FM8PE59 series address $4K \times 13$ of program memory.

The FM8PE59 series can directly or indirectly address its register files and data memory. All special function registers including the program counter are mapped in the data memory.

BLOCK DIAGRAM


PIN CONNECTION
PDIP, SOP

SSOP

PDIP, SOP


PIN DESCRIPTIONS
FM8PE59A/FM8PE59AE

Name	I/O	Description
IOA0 ~ IOA7	I/O	IOA0 ~ IOA4, IOA6 ~ IOA7 as bi-direction I/O port IOA5 is input only pin
IOB0 ~ IOB7	I/O	Bi-direction I/O port with system wake-up function
IOC0 ~ IOC7	I/O	Bi-direction I/O port
INT0	I	External interrupt input 0
INT1	I	External interrupt input 1 triggered by falling edge
SDI	I	Serial data in for SPI
SDO	O	Serial data out for SPI
SCK	I/O	Serial clock for SPI
SSB	I	Slave select (active low) for SPI
IROUT	O	IR output pin
T0CKI	I	Clock input to Timer0. Must be tied to Vss or Vdd, if not in use, to reduce current consumption
RSTB	I	System clear (RESET) input. This pin is an active low RESET to the device.
OSCI	I	X'tal type: Oscillator crystal input RC type: Clock input of RC oscillator
OSCO	O	X'tal type: Oscillator crystal output. RC mode: Outputs with 1/4 the frequency of OSCI to denotes the instruction cycle rate
Vdd	-	Positive supply
Vss	-	Ground

Legend: I=input, O=output, I/O=input/output

FM8PE59B/FM8PE59BE

Name	I/O	Description
IOA0 ~ IOA7	I/O	Bi-direction I/O port
IOB0 ~ IOB7	I/O	Bi-direction I/O port with system wake-up function
IOC0 ~ IOC7	I/O	Bi-direction I/O port
INT0	I	External interrupt input 0
INT1	I	External interrupt input 1 triggered by falling edge
SDI	I	Serial data in for SPI
SDO	O	Serial data out for SPI
SCK	I/O	Serial clock for SPI
SSB	I	Slave select (active low) for SPI
IROUT	O	IR output pin
T0CKI	I	Clock input to Timer0. Must be tied to Vss or Vdd, if not in use, to reduce current consumption
RSTB	I	System clear (RESET) input. This pin is an active low RESET to the device.
OSCI	I	X'tal type: Oscillator crystal input RC type: Clock input of RC oscillator
OSCO	O	X'tal type: Oscillator crystal output. RC mode: Outputs with 1/4 the frequency of OSCI to denotes the instruction cycle rate
Vdd	-	Positive supply
Vss	-	Ground

Legend: I=input, O=output, I/O=input/output

1.0 MEMORY ORGANIZATION

FM8PE59 series memory is organized into program memory and data memory.

1.1 Program Memory Organization


The FM8PE59 series have an 12-bit Program Counter capable of addressing a 4K×13 program memory space.

The RESET vector for the FM8PE59 series is at FFFh.

The H/W interrupt vector is at 008h. And the S/W interrupt vector is at 002h.

FM8PE59 series has program memory size greater than 1K words, but the CALL and GOTO instructions only have a 10-bit address range. This 10-bit address range allows a branch within a 1K program memory page size. To allow CALL and GOTO instructions to address the entire 4K program memory address range for FM8PE59 series, there is another two bits to specify the program memory page. This paging bit comes from the PCHBUF<3:2> bits. When doing a CALL or GOTO instruction, the user must ensure that page bit PCHBUF<3:2> are programmed so that the desired program memory page is addressed. When one of the return instructions is executed, the entire 12-bit PC is POPed from the stack. Therefore, manipulation of the PCHBUF <3:2> is not required for the return instructions. User can use “PAGE” instruction to change memory page and maintains the program memory page. Otherwise, user can use “FCALL(far call)/FGOTO(far goto)” instructions to program user's code.

FIGURE 1.1: Program Memory Map and STACK



1.2 Data Memory Organization

Data memory is composed of Special Function Registers and General Purpose Registers.

The General Purpose Registers are accessed either directly or indirectly through the FSR register.

The Special Function Registers are registers used by the CPU and peripheral functions to control the operation of the device.

In FM8PE59 series, the data memory is partitioned into four banks. Switching between these banks requires the RP1 and RP0 bits in the FSR register to be configured for the desired bank. User can use "BANK" instruction to change the data memory bank.

TABLE 1.1: Registers File Map for FM8PE59 Series

FSR<7:6> Address	Description				
	Memory back to address in Bank 0				
	0 0 Bank 0	0 1 Bank 1	1 0 Bank 2	1 1 Bank 3	
00h	INDF	Memory back to address in Bank 0			N/A
01h	TMR0				
02h	PCL				
03h	STATUS				
04h	FSR				
05h	PORTA				
06h	PORTB				
07h	PORTC				
08h	PCON				
09h	WUCON				
0Ah	PCHBUF				
0Bh	PDCON	T1CON*	PDCON	SPIRCB*	05h IOSTA 06h IOSTB 07h IOSTC
0Ch	BPHCON	TMR1*	BPHCON	SPITXB*	
0Dh	CPHCON	PR1*	CPHCON	SPISTAT*	
0Eh	INTEN	-*	INTEN	SPICON*	
0Fh	INTFLAG	Memory back to address in Bank 0			
10h 1Fh	General Purpose Registers				
20h 3Fh	General Purpose Registers	General Purpose Registers	General Purpose Registers	General Purpose Registers	

* : Valid only when RBANK = 0 (Configurations bit); if RBANK = 1, these registers are all memory map back to address in BANK 0.

TABLE 1.2: The Registers Controlled by OPTION / OPTIONR or IOST / IOSTR Instructions

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
N/A (r/w)	OPTION	*	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
05h (r/w)	IOSTA	Port A I/O Control Register							
06h (r/w)	IOSTB	Port B I/O Control Register							
07h (r/w)	IOSTC	Port C I/O Control Register							
0Ch (r/w)	IRCON	IREN	IROEN	IRCEN	IRSC	-	-	IRPS1	IRPS0
0Dh (r/w)	IRCYCLE	IRC7	IRC6	IRC5	IRC4	IRC3	IRC2	IRC1	IRC0
0Eh (r/w)	IRDUTY	IRD7	IRD6	IRD5	IRD4	IRD3	IRD2	IRD1	IRD0
0Fh (r/w)	IRCPR	IRCPR7	IRCPR6	IRCPR5	IRCPR4	IRCPR3	IRCPR2	IRCPR1	IRCPR0

Legend: - = unimplemented, read as '0', * = unimplemented, read as '1'.

TABLE 1.3: Operational Registers Map

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
Unbanked									
00h (r/w)	INDF	Uses contents of FSR to address data memory (not a physical register)							
01h (r/w)	TMR0	8-bit real-time clock/counter							
02h (r/w)	PCL	Low order 8 bits of PC							
03h (r/w)	STATUS	GP2	GP1	GP0	TO	PD	Z	DC	C
04h (r/w)	FSR	RP1	RP0	Indirect data memory address pointer					
05h (r/w)	PORTA	IOA7	IOA6	IOA5	IOA4	IOA3	IOA2	IOA1	IOA0
06h (r/w)	PORTB	IOB7	IOB6	IOB5	IOB4	IOB3	IOB2	IOB1	IOB0
07h (r/w)	PORTC	IOC7	IOC6	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0
08h (r/w)	PCON	WDTE	EIS	LVDTE	ROC	-	-	ODC67	/WUC45
09h (r/w)	WUCON	/WUB7	/WUB6	/WUB5	/WUB4	/WUB3	/WUB2	/WUB1	/WUB0
0Ah (r/w)	PCHBUF	-	-	-	-	Upper 4 bits Buffer of PC			
Bank 0, 2									
0Bh (r/w)	PDCON	/PDB3	/PDB2	/PDB1	/PDB0	/PDA3	/PDA2	/PDA1	/PDA0
0Ch (r/w)	BPHCON	/PHB7	/PHB6	/PHB5	/PHB4	/PHB3	/PHB2	/PHB1	/PHB0
0Dh (r/w)	CPHCON	/PHC7	/PHC6	/PHC5	/PHC4	/PHC3	/PHC2	/PHC1	/PHC0
0Eh (r/w)	INTEN	GIE	SPIIE	IRIE	-	INT1IE	INT0IE	T1IE	T0IE
Bank 1									
0Bh (r/w)	T1CON	-	-	-	-	-	T1ON	T1P1	T1P0
0Ch (r/w)	TMR1	TMR17	TMR16	TMR15	TMR14	TMR13	TMR12	TMR11	TMR10
0Dh (r/w)	PR1	PR17	PR16	PR15	PR14	PR13	PR12	PR11	PR10
0Eh (r/w)	-	Unimplemented, read as "0"s							
Bank 3									
0Bh (r)	SPIRCB	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0
0Ch (r/w)	SPITXB	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0
0Dh (r/w)	SPISTAT	DORD	SDOS	-	-	SDOOD	SCKOD	-	RCBF
0Eh (r/w)	SPICON	CKEDG	SPION	RCOV	SSE	-	SPIM2	SPIM1	SPIM0
Unbanked									
0Fh (r/w)	INTFLAG	-	SPIIF	IRIF	-	INT1IF	INT0IF	T1IF	T0IF

Legend: - = unimplemented, read as '0'.

2.0 FUNCTIONAL DESCRIPTIONS

2.1 Operational Registers

2.1.1 INDF (Indirect Addressing Register)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
00h (r/w)	INDF	Uses contents of FSR to address data memory (not a physical register)							

The INDF Register is not a physical register. Any instruction accessing the INDF register can actually access the register pointed by FSR Register. Reading the INDF register itself indirectly (FSR="0") will read 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected).

The bits 5-0 of FSR register are used to select up to 64 registers (address: 00h ~ 3Fh).


In FM8PE59 series, the data memory is partitioned into four banks. Switching between these banks requires the RP1 and RP0 bits in the FSR register to be configured for the desired bank. The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers. All Special Function Registers and some of General Purpose Registers from other banks are mirrored in bank 0 for code reduction and quicker access.

Accessed Bank	RP1:RP0
0	0 0
1	0 1
2	1 0
3	1 1

EXAMPLE 2.1: INDIRECT ADDRESSING

- Register file 38 contains the value 10h
- Register file 39 contains the value 0Ah
- Load the value 38 into the FSR Register
- A read of the INDF Register will return the value of 10h
- Increment the value of the FSR Register by one (@FSR=39h)
- A read of the INDR register now will return the value of 0Ah.

FIGURE 2.2: Direct/Indirect Addressing for FM8PE59 Series



2.1.2 TMR0 (Time Clock/Counter register)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
01h (r/w)	TMR0	8-bit real-time clock/counter							

The Timer0 is a 8-bit timer/counter. The clock source of Timer0 can come from the instruction cycle clock or by an external clock source (T0CKI pin) defined by T0CS bit (OPTION<5>). If T0CKI pin is selected, the Timer0 is increased by T0CKI signal rising/falling edge (selected by T0SE bit (OPTION<4>)).

The prescaler is assigned to Timer0 by clearing the PSA bit (OPTION<3>). In this case, the prescaler will be cleared when TMR0 register is written with a value.

2.1.3 PCL (Low Bytes of Program Counter) & Stack

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
02h (r/w)	PCL	Low order 8 bits of PC							

FM8PE59 devices have a 12-bit wide Program Counter (PC) and five-level deep 12-bit hardware push/pop stack. The low byte of PC is called the PCL register. This register is readable and writable. The high byte of PC is called the PCH register. This register contains the PC<11:8> bits and is not directly readable or writable. All updates to the PCH register go through the PCHBUF register. As a program instruction is executed, the Program Counter will contain the address of the next program instruction to be executed. The PC value is increased by one, every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, the PC<9:0> is provided by the GOTO instruction word. The PC<11:10> is updated from the PCHBUF<3:2>. The PCL register is mapped to PC<7:0>, and the PCHBUF register is not updated.

For a CALL instruction, the PC<9:0> is provided by the CALL instruction word. The PC<11:10> is updated from the PCHBUF<3:2>. The next PC will be loaded (PUSHed) onto the top of STACK. The PCL register is mapped to PC<7:0>, and the PCHBUF register is not updated.

For a FGOTO instruction, the PC<11:0> is provided by the FGOTO instruction word. The PCL register is mapped to PC<7:0>, the PCHBUF<3:2> bits is also updated from the FGOTO instruction word, and the PCHBUF<1:0> bits are not updated.

For a FCALL instruction, the PC<11:0> is provided by the FCALL instruction word. The next PC will be loaded (PUSHed) onto the top of STACK. The PCL register is mapped to PC<7:0>, the PCHBUF<3:2> bits is also updated from the FCALL instruction word, and the PCHBUF<1:0> bits are not updated.





For a RETIA, RETFIE, or RETURN instruction, the PC are updated (POPed) from the top of STACK. The PCL register is mapped to PC<7:0>, and the PCHBUF register is not updated.

For any instruction where the PCL is the destination (excluding TBL instruction), the PC<7:0> is provided by the instruction word or ALU result. However, the PC<11:8> will come from the PCHBUF<3:0> bits (PCHBUF → PCH).


For TBL instruction, the PC<7:0> is provided by the ALU result, and the PC<9:8> are not changed. The PC<11:10> will come from the PCH<3:2> bits.

PCHBUF register is never updated with the contents of PCH.


FIGURE 2.2: Loading of PC in Different Situations

 Situation 1: **GOTO** Instruction

 Situation 2: **CALL** Instruction

 Situation 3: **FGOTO** Instruction

 Situation 4: **FCALL** Instruction



Situation 5: **RETIA, RETFIE, or RETURN** Instruction



Situation 6: Instruction with PCL as destination (except TBL instruction)



Situation 7: **TBL** Instruction



Note: PCHBUF is used for instruction with PCL as destination, GOTO and CALL instructions.

2.1.4 STATUS (Status Register)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
03h (r/w)	STATUS	GP2	GP1	GP0	TO	PD	Z	DC	C

This register contains the arithmetic status of the ALU, the RESET status.

If the STATUS Register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the \overline{TO} and \overline{PD} bits are not writable. Therefore, the result of an instruction with the STATUS Register as destination may be different than intended. For example, CLRR STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS Register as 000u u1uu (where u = unchanged).

C : Carry/borrow bit.

ADDAR, ADDIA

= 1, a carry occurred.

= 0, a carry did not occur.

SUBAR, SUBIA

= 1, a borrow did not occur.

= 0, a borrow occurred.

Note : A subtraction is executed by adding the two's complement of the second operand. For rotate (RRR, RLR) instructions, this bit is loaded with either the high or low order bit of the source register.

DC : Half carry/half borrow bit.

ADDAR, ADDIA

= 1, a carry from the 4th low order bit of the result occurred.

= 0, a carry from the 4th low order bit of the result did not occur.

SUBAR, SUBIA

= 1, a borrow from the 4th low order bit of the result did not occur.

= 0, a borrow from the 4th low order bit of the result occurred.

Z : Zero bit.

= 1, the result of a logic operation is zero.

= 0, the result of a logic operation is not zero.

\overline{PD} : Power down flag bit.

= 1, after power-up or by the CLRWDT instruction.

= 0, by the SLEEP instruction.

\overline{TO} : Time overflow flag bit.

= 1, after power-up or by the CLRWDT or SLEEP instruction.

= 0, a watch-dog time overflow occurred.

GP2:GP0 : General purpose read/write bits.

2.1.5 FSR (Indirect Data Memory Address Pointer)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
04h (r/w)	FSR	RP1	RP0	Indirect data memory address pointer					

Bit5:Bit0 : Select registers address in the indirect addressing mode. See 2.1.1 for detail description.

RP1:RP0 : These bits are used to switching the bank of four data memory banks. User can use "BANK" instruction to change bank. See 2.1.1 for detail description.

2.1.6 PORTA, PORTB & PORTC (Port Data Registers)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
05h (r/w)	PORTA	IOA7	IOA6	IOA5	IOA4	IOA3	IOA2	IOA1	IOA0
06h (r/w)	PORTB	IOB7	IOB6	IOB5	IOB4	IOB3	IOB2	IOB1	IOB0
07h (r/w)	PORTC	IOC7	IOC6	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0

Reading the port (PORTA, PORTB, PORTC register) reads the status of the pins independent of the pin's input/output modes. Writing to these ports will write to the port data latch.

All of PORTA, PORTB and PORTC are 8-bit port data registers.

2.1.7 PCON (Power Control Register)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
08h (r/w)	PCON	WDTE	EIS	LVDTE	ROC	-	-	ODC67	/WUC45

/WUC45 : = 0, Enable the input falling wake-up function of IOC4 and IOC5 pins.
= 1, Disable the input falling wake-up function of IOC4 and IOC5 pins.

ODC67 : = 0, Disable the internal open-drain of IOC6 and IOC7 pins.
= 1, Enable the internal open-drain of IOC6 and IOC7 pins.

Bit3:Bit2 : Not used. Read as "0"s.

ROC : R-option function of IOC0 and IOC1 pins enable bit.
= 0, Disable the R-option function.
= 1, Enable the R-option function. In this case, if a 430KΩ external resistor is connected/disconnected to Vss, the status of IOC0 (IOC1) is read as "0"/"1".

LVDTE : LVDT (low voltage detector) enable bit.
= 0, Disable LVDT.
= 1, Enable LVDT.

EIS : Define the function of IOB0/INT0 pin.
= 0, IOB0 (bi-directional I/O pin) is selected. The path of INT0 is masked.
= 1, INT0 (external interrupt pin) is selected. In this case, the I/O control bit of IOB0 must be set to "1". The path of Port B input change of IOB0 pin is masked by hardware, the status of INT0 pin can also be read by way of reading PORTB.

WDTE : WDT (watch-dog timer) enable bit.
= 0, Disable WDT.
= 1, Enable WDT.

2.1.8 WUCON (Port B Input Falling Wake-up Control Register)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
09h (r/w)	WUCON	/WUB7	/WUB6	/WUB5	/WUB4	/WUB3	/WUB2	/WUB1	/WUB0

/WUB0 : = 0, Enable the input falling wake-up function of IOB0 pin.
= 1, Disable the input falling wake-up function of IOB0 pin.

/WUB1 : = 0, Enable the input falling wake-up function of IOB1 pin.
= 1, Disable the input falling wake-up function of IOB1 pin.

/WUB2 : = 0, Enable the input falling wake-up function of IOB2 pin.
= 1, Disable the input falling wake-up function of IOB2 pin.

/WUB3 : = 0, Enable the input falling wake-up function of IOB3 pin.
= 1, Disable the input falling wake-up function of IOB3 pin.

/WUB4 : = 0, Enable the input falling wake-up function of IOB4 pin.
= 1, Disable the input falling Wake-up function of IOB4 pin.

/WUB5 : = 0, Enable the input falling wake-up function of IOB5 pin.
= 1, Disable the input falling wake-up function of IOB5 pin.

/WUB6 : = 0, Enable the input falling wake-up function of IOB6 pin.
= 1, Disable the input falling wake-up function of IOB6 pin.

/WUB7 : = 0, Enable the input falling wake-up function of IOB7 pin.
= 1, Disable the input falling wake-up function of IOB7 pin.

2.1.9 PCHBUF (High Byte Buffer of Program Counter)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Ah (r/w)	PCHBUF	-	-	-	-	Upper 4 bits Buffer of PC			

PCHBUF<3:2> : Program memory page selection bits.

- = 0, 0 → Page 0.
- = 0, 1 → Page 1.
- = 1, 0 → Page 2.
- = 1, 1 → Page 3.

User can use “PAGE” instruction to change memory page and maintains the program memory page. Otherwise, user can use “FGOTO” (far goto), or “FCALL” (far call) instructions to program user's code. See 2.1.3 for detail description.

2.1.10 PDCON (Pull-down Control Register) (Bank 0, 2)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Bh (r/w)	PDCON	/PDB3	/PDB2	/PDB1	/PDB0	/PDA3	/PDA2	/PDA1	/PDA0

/PDA0 : = 0, Enable the internal pull-down of IOA0 pin.
= 1, Disable the internal pull-down of IOA0 pin.

/PDA1 : = 0, Enable the internal pull-down of IOA1 pin.
= 1, Disable the internal pull-down of IOA1 pin.

/PDA2 : = 0, Enable the internal pull-down of IOA2 pin.
= 1, Disable the internal pull-down of IOA2 pin.

/PDA3 : = 0, Enable the internal pull-down of IOA3 pin.
= 1, Disable the internal pull-down of IOA3 pin.

/PDB0 : = 0, Enable the internal pull-down of IOB0 pin.
= 1, Disable the internal pull-down of IOB0 pin.

/PDB1 : = 0, Enable the internal pull-down of IOB1 pin.
= 1, Disable the internal pull-down of IOB1 pin.

/PDB2 : = 0, Enable the internal pull-down of IOB2 pin.
= 1, Disable the internal pull-down of IOB2 pin.

/PDB3 : = 0, Enable the internal pull-down of IOB3 pin.
= 1, Disable the internal pull-down of IOB3 pin.

2.1.11 **BPHCON (PortB Pull-high Control Register) (Bank 0, 2)**

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Ch (r/w)	BPHCON	/PHB7	/PHB6	/PHB5	/PHB4	/PHB3	/PHB2	/PHB1	/PHB0

/PHB0 : = 0, Enable the internal pull-high of IOB0 pin.
= 1, Disable the internal pull-high of IOB0 pin.

/PHB1 : = 0, Enable the internal pull-high of IOB1 pin.
= 1, Disable the internal pull-high of IOB1 pin.

/PHB2 : = 0, Enable the internal pull-high of IOB2 pin.
= 1, Disable the internal pull-high of IOB2 pin.

/PHB3 : = 0, Enable the internal pull-high of IOB3 pin.
= 1, Disable the internal pull-high of IOB3 pin.

/PHB4 : = 0, Enable the internal pull-high of IOB4 pin.
= 1, Disable the internal pull-high of IOB4 pin.

/PHB5 : = 0, Enable the internal pull-high of IOB5 pin.
= 1, Disable the internal pull-high of IOB5 pin.

/PHB6 : = 0, Enable the internal pull-high of IOB6 pin.
= 1, Disable the internal pull-high of IOB6 pin.

/PHB7 : = 0, Enable the internal pull-high of IOB7 pin.
= 1, Disable the internal pull-high of IOB7 pin.

2.1.12 **CPHCON (PortC Pull-high Control Register) (Bank 0, 2)**

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Dh (r/w)	CPHCON	/PHC7	/PHC6	/PHC5	/PHC4	/PHC3	/PHC2	/PHC1	/PHC0

/PHC0 : = 0, Enable the internal pull-high of IOC0 pin.
= 1, Disable the internal pull-high of IOC0 pin.

/PHC1 : = 0, Enable the internal pull-high of IOC1 pin.
= 1, Disable the internal pull-high of IOC1 pin.

/PHC2 : = 0, Enable the internal pull-high of IOC2 pin.
= 1, Disable the internal pull-high of IOC2 pin.

/PHC3 : = 0, Enable the internal pull-high of IOC3 pin.
= 1, Disable the internal pull-high of IOC3 pin.

/PHC4 : = 0, Enable the internal pull-high of IOC4 pin.
= 1, Disable the internal pull-high of IOC4 pin.

/PHC5 : = 0, Enable the internal pull-high of IOC5 pin.
= 1, Disable the internal pull-high of IOC5 pin.

/PHC6 : = 0, Enable the internal pull-high of IOC6 pin.
= 1, Disable the internal pull-high of IOC6 pin.

/PHC7 : = 0, Enable the internal pull-high of IOC7 pin.
= 1, Disable the internal pull-high of IOC7 pin.

2.1.13 **INTEN (Interrupt Mask Register) (Bank 0, 2)**

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Eh (r/w)	INTEN	GIE	SPIIE	IRIE	-	INT1IE	INT0IE	T1IE	T0IE

T0IE : Timer0 overflow interrupt enable bit.
= 0, Disable the Timer0 overflow interrupt.
= 1, Enable the Timer0 overflow interrupt.

T1IE : Timer1 match interrupt enable bit.
= 0, Disable the Timer1 match interrupt.
= 1, Enable the Timer1 match interrupt.

INT0IE : External INT0 pin interrupt enable bit.
= 0, Disable the External INT0 pin interrupt.
= 1, Enable the External INT0 pin interrupt.

INT1IE : External INT1 pin interrupt enable bit.
= 0, Disable the External INT1 pin interrupt.
= 1, Enable the External INT1 pin interrupt.

BIT4 : Not used. Read as "0".

IRIE : IROUT counter match interrupt enable bit.
= 0, Disable the IROUT counter match interrupt.
= 1, Enable the IROUT counter match interrupt.

SPIIE : SPI module interrupt enable bit.
= 0, Disable the SPI module interrupt.
= 1, Enable the SPI module interrupt.

GIE : Global interrupt enable bit.
= 0, Disable all interrupts.
= 1, Enable all un-masked interrupts.

Note : When an interrupt event occur with the GIE bit and its corresponding interrupt enable bit are all set, the GIE bit will be cleared by hardware to disable any further interrupts. The RETFIE instruction will exit the interrupt routine and set the GIE bit to re-enable interrupt.

2.1.14 INTFLAG (Interrupt Status Register)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Fh (r/w)	INTFLAG	-	SPIIF	IRIF	-	INT1IF	INT0IF	T1IF	T0IF

T0IF : Timer0 overflow interrupt flag. Set when Timer0 overflows, reset by software.

T1IF : Timer1 match interrupt flag. Set when TMR1 register matches to PR1 register, reset by software.

INT0IF : External INT0 pin interrupt flag. Set by rising/falling (selected by INTEDG bit (OPTION<6>)) edge on INT0 pin, reset by software.

INT1IF : External INT1 pin interrupt flag. Set by falling edge on INT1 pin, reset by software.

BIT4 : Not used. Read as "0".

IRIF : IR counter match interrupt flag. Set when IROUT counter matches to IRCPR register, reset by software.

SPIIF : SPI module interrupt flag. Set after one byte of SPI transmission is completed, reset by software.

BIT7 : Not used. Read as "0".

2.1.15 T1CON (Timer 1 Control Register) (Bank 1)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Bh (r/w)	T1CON						T1ON	T1P1	T1P0

T1P1:T1P0 : Timer 1 prescaler bits.

T1P1 : T1P0	Prescaler Rate
0, 0	1 : 1
0, 1	1 : 4
1, 0	1 : 8
1, 1	1 : 16

T1ON : Timer 1 module enable bit
 = 1, Enable Timer 1 module.
 = 0, Disable Timer 1 module.

Bit7:BIT3 : Not used. Read as "0"s.

2.1.16 TMR1 (Timer 1 Register) (Bank 1)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Ch (r/w)	TMR1	TMR17	TMR16	TMR15	TMR14	TMR13	TMR12	TMR11	TMR10

TMR17:TMR10 : Timer 1 register and increase until the value matches to PR1 register, and then reset to "0".

2.1.17 PR1 (Timer 1 Pulse-width Register) (Bank 1)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Dh (r/w)	PR1	PR17	PR16	PR15	PR14	PR13	PR12	PR11	PR10

PR17:PR10 : Timer 1 period register.

2.1.18 SPIRCB (SPI Receive Buffer Register) (Bank 3)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Bh (r/w)	SPIRCB	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0

RC7:RC0 : SPI receives data buffer. Once the 8-bits data have been received, the data in SPI shift register (SPISR) will be moved to the SPIRCB register.

The data must be read out before the next 8-bits data reception is completed if needed.

The RCBF flag is set when the data in SPISR is moved to the SPIRCB register, and cleared as the SPIRCB register reads.

2.1.19 SPITXB (SPI Transmit Buffer Register) (Bank 3)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Ch (r/w)	SPITXB	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0

TX7:TX0 : SPI transmits data buffer. Once the first valid clock pulse appear on SCK pin, the data in SPITXB will be loaded into SPISR and start to shift in/out.

The new data must be written to SPITXB before the 8-bits data transmission is completed if needed.

The TXBF flag is set when the data in SPITXB is moved to the SPISR register, and cleared as the SPITXB register writes.

2.1.20 SPISTAT (SPI Status Register) (Bank 3)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Dh (r/w)	SPISTAT	DORD	SDOS	-	-	SDOOD	SCKOD	-	RCBF

RCBF : SPI receive buffer full flag. Set when the data in SPISR is moved to the SPIRCB register, reset by software or by reading SPIRCB register.

= 1, Receive complete, SPIRCB is full.

= 0, Receive not complete, SPIRCB is empty.

Bit1 : Not used. Read as "0".

SCKOD : Open-drain control bit for SCK pin output

= 1, Open-drain enable.

= 0, Open-drain disable.

SDOOD : Open-drain control bit for SDO pin output

= 1, Open-drain enable.

= 0, Open-drain disable.

Bit5:BIT4 : Not used. Read as "0"s.

SDOS : SDO output status control bit while SSB = 1 for slave mode with SSB control enabled.
 = 1, Enable, the SDO will remain low.
 = 0, Disable, the SDO will be floating.

DORD : SPI data transmission order.
 = 1, Data shift out LSB first.
 = 0, Data shift out MSB first.

2.1.21 **SPICON (SPI Control Register) (Bank 3)**

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Eh (r/w)	SPICON	CKEDG	SPION	RCOV	SSE	-	SPIM2	SPIM1	SPIM0

SPIM2:SPIM0 : SPI mode setting

SPIM2 : SPIM0	SSP Mode
0, 0, 0	SPI master mode, clock = Fosc/2
0, 0, 1	SPI master mode, clock = Fosc/4
0, 1, 0	SPI master mode, clock = Fosc/8
0, 1, 1	SPI master mode, clock = Fosc/16
1, 0, 0	SPI master mode, clock = Fosc/32
1, 0, 1	SPI slave mode, clock = SCK pin, SSB pin control enabled
1, 1, 0	SPI slave mode, clock = SCK pin, SSB pin control disabled
1, 1, 1	SPI master mode, clock = Timer1 output/2

Bit3 : Not used. Read as "0".

SSE : SPI shift register enable bit
 = 1, Start to transmit/receive, and keep on "1" while the current byte is still being transmitted/received.
 = 0, Reset by hardware as soon as the shifting is complete.

RCOV : SPI receive buffer overflow bit (only in slave mode)
 = 1, A new byte is received while the SPIRCB register is still holding the previous data. In this case, the data in SPIR register will be ignored and lost.
 = 0, Not overflow.

SPION : SPI module enable bit
 = 1, Enable SPI module.
 = 0, Disable SPI module.

CKEDG : Clock edge select bit
 = 1, Data shifts out on falling edge of SCK, and shifts in on rising edge of SCK.
 = 0, Data shifts in on rising edge of SCK, and shifts in on falling edge of SCK.

2.1.22 **ACC (Accumulator)**

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
N/A (r/w)	ACC	Accumulator							

Accumulator is an internal data transfer, or instruction operand holding. It can not be addressed.

2.1.23 OPTION Register

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
N/A (w)	OPTION	-	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0

Accessed by OPTION / OPTIONR instructions.

By executing the OPTION instruction, the contents of the ACC Register will be transferred to the OPTION Register. By executing the OPTIONR instruction, user can read this register into ACC.

The OPTION Register is a 7-bit wide register which contains various control bits to configure the Timer0/WDT prescaler, Timer0, and the external INT interrupt.

The OPTION Register are set all "1"s except INTEDG bit.

PS2:PS0 : Prescaler rate select bits.

PS2:PS0	Timer0 Rate	WDT Rate
0 0 0	1:2	1:1
0 0 1	1:4	1:2
0 1 0	1:8	1:4
0 1 1	1:16	1:8
1 0 0	1:32	1:16
1 0 1	1:64	1:32
1 1 0	1:128	1:64
1 1 1	1:256	1:128

PSA : Prescaler assign bit.

= 1, WDT (watch-dog timer).

= 0, TMR0 (Timer0).

T0SE : TMR0 source edge select bit.

= 1, Falling edge on T0CKI pin.

= 0, Rising edge on T0CKI pin.

T0CS : TMR0 clock source select bit.

= 1, External T0CKI pin.

= 0, internal instruction clock cycle.

INTEDG : INT0 pin interrupt edge select bit.

= 1, interrupt on rising edge of INT0 pin.

= 0, interrupt on falling edge of INT0 pin.

Bit7 : Not used.

2.1.24 IOSTA, IOSTB & IOSTC (Port I/O Control Registers)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
05h (r/w)	IOSTA	Port A I/O Control Register							
06h (r/w)	IOSTB	Port B I/O Control Register							
07h (r/w)	IOSTC	Port C I/O Control Register							

Accessed by IOST / IOSTR instruction.

The Port I/O Control Registers are loaded with the contents of the ACC Register by executing the IOST R (05h~07h) instruction. By executing the IOSTR instruction, user can read these registers into ACC.

A '1' from a IOST Register bit puts the corresponding output driver in hi-impedance state (input mode). A '0' enables the output buffer and puts the contents of the output data latch on the selected pins (output mode).

The IOST Registers are set (output drivers disabled) upon RESET.

2.1.25 IRCON (IROUT Control Register)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Ch (r/w)	IRCON	IREN	IROEN	IRCEN	IRSC	-	-	IRPS1	IRPS0

Accessed by IOST/IOSTR instructions.

IREN : IOA4/IROUT pin select bit.

= 0, IOA4 is selected and IR module is disabled.

= 1, IROUT is selected and IR module is enabled.

IROEN :IROUT output enable bit.

= 0, IROUT is disabled.

= 1, IROUT is enabled.

IRCEN :IROUT counter enable bit.

= 0, IROUT counter is disabled and be reset to "0".

= 1, IROUT counter is enabled and start to count.

IRSC : IROUT pin drive/sink current select bit.

= 0, Normal.

= 1, Heavy.

Bit3:Bit2 : Not used. Read as "0"s.

IRPS1:IRPS0 : IR module clock source prescaler bits.

IRPS1 : IRPS0	IR Module Clock Source Frequency
0, 0	Oscillator Frequency / 1
0, 1	Oscillator Frequency / 2
1, 0	Oscillator Frequency / 4
1, 1	Oscillator Frequency / 8

2.1.26 IRCYCLE (IROUT Cycle Control Register)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Dh (r/w)	IRCYCLE	IRC7	IRC6	IRC5	IRC4	IRC3	IRC2	IRC1	IRC0

Accessed by IOST / IOSTR instructions.

IRC7:IRC0 : IROUT (IR Carrier output) frequency = (IR clock source frequency) / (IRC7:IRC0).

2.1.27 IRDUTY (IROUT Duty Control Register)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Eh (r/w)	IRDUTY	IRD7	IRD6	IRD5	IRD4	IRD3	IRD2	IRD1	IRD0

Accessed by IOST / IOSTR instructions.

IRD7:IRD0 : IROUT (IR Carrier output) duty cycle = (IRD7:IRD0) / (IRC7:IRC0).
(IRD7:IRD0) must be less than (IRC7:IRC0).

2.1.28 IRCPR (IROUT Counter Pre-set Register)

Address	Name	B7	B6	B5	B4	B3	B2	B1	B0
0Fh (r/w)	IRCPR	IRCPR7	IRCPR6	IRCPR5	IRCPR4	IRCPR3	IRCPR2	IRCPR1	IRCPR0

Accessed by IOST / IOSTR instructions.

IRP7:IRP0 : IROUT counter pre-set bits. IROUT counter increase on every leading edge of internal IR pulse until the value of IR counter matches to IRCPR register, and then the IR counter will be reset to "0", set the IRIF interrupt flag, and increase again.

Note : IROUT counter period = ((IRP7:IRP0) + 1) x (IR Carrier output frequency)

2.2 I/O Ports

Port A, port B and port C are bi-directional tri-state I/O ports. All of Port A, Port B and port C are 8-pin I/O ports. All I/O pins (IOA<7:0>, IOB<7:0> and IOC<7:0>) have data direction control registers (IOSTA, IOSTB, IOSTC) which can configure these pins as output or input.

IOB<7:0> and IOC<7:0> have its corresponding pull-high control bits (BPHCON and CPHCON registers) to enable the weak internal pull-high. The weak pull-high is automatically turned off when the pin is configured as an output pin.

IOA<3:0> and IOB<3:0> have its corresponding pull-down control bits (PDCON register) to enable the weak internal pull-down. The weak pull-down is automatically turned off when the pin is configured as an output pin.

IOC<7:6> have its corresponding open-drain control bit (ODC67 bit (PCON<1>)) to enable the open-drain output when these pins are configured to be an output pin.


IOA0 and IOA1 are the R-option pins enabled by setting the ROC bit (PCON<4>). When the R-option function is used, it is recommended that IOA0 and IOA1 are used as output pins, and read the status of IOA0 and IOA1 before these pins are configured to be an output pin.

IOB<7:0> and IOC<5:4> also provide the input falling wake-up function. Each pin has its corresponding input falling wake-up enable bits (WUCON register and /WUC45 bit (PCON<0>)) to select the input falling wake-up source.

The IOB0 is also an external interrupt input signal by setting the EIS bit (PCON<6>). In this case, IOB0 input falling wake-up function will be disabled by hardware even if it is enabled by software.


FIGURE 2.3: Block Diagram of I/O PINS

IOA7 ~ IOA6, IOA4 ~ IOA0, IOC7 ~ IOC6, IOC3 ~ IOC0 :
IOA5 (for FM8PE59BE/FM8PE59B) :




Pull-down and open-drain are not shown in the figure

IOA5 (for FM8PE59AE/FM8PE59A) :



IOB7 ~ IOB1 :



Pull-high/pull-down are not shown in the figure

2.3 Timer0/WDT & Prescaler

2.3.1 Timer0

The Timer0 is a 8-bit timer/counter. The clock source of Timer0 can come from the internal clock or by an external clock source (T0CKI pin).

2.3.1.1 Using Timer0 with an Internal Clock : Timer mode

Timer mode is selected by clearing the T0CS bit (OPTION<5>). In timer mode, the timer0 register (TMR0) will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles.

2.3.1.2 Using Timer0 with an External Clock : Counter mode

Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The incrementing edge is determined by the source edge select bit T0SE (OPTION<4>).

The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the T2 and T4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 T_{OSC} and low for at least 2 T_{OSC}.

When a prescaler is used, the external clock input is divided by the asynchronous prescaler. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for T0CKI to have a period of at least 4T_{OSC} divided by the prescaler value.

2.3.2 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator which does not require any external components. So the WDT will still run even if the clock on the OSC1 and OSC0 pins is turned off, such as in SLEEP mode. During normal operation or in SLEEP mode, a WDT time-out will cause the device reset and the TO bit (STATUS<4>) will be cleared.

The WDT can be disabled by clearing the control bit WDTE (PCON<7>) to "0".

The WDT has a nominal time-out period of 18 ms (without prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT controlled by the OPTION register. Thus, the longest time-out period is approximately 2.3 seconds.

The CLRWDT instruction clears the WDT and the prescaler, if assigned to the WDT, and prevents it from timing out and generating a device reset.

The SLEEP instruction resets the WDT and the prescaler, if assigned to the WDT. This gives the maximum SLEEP time before a WDT Wake-up Reset.

2.3.3 Prescaler


An 8-bit counter (down counter) is available as a prescaler for the Timer0, or as a postscaler for the Watchdog Timer (WDT). Note that the prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 means that there is no prescaler for the WDT, and vice-versa.

The PSA bit (OPTION<3>) determines prescaler assignment. The PS<2:0> bits (OPTION<2:0>) determine prescaler ratio.

When the prescaler is assigned to the Timer0 module, all instructions writing to the TMR0 register will clear the prescaler. When it is assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

The prescaler is neither readable nor writable. On a RESET, the prescaler contains all '1's.

To avoid an unintended device reset, CLRWDT or CLRR TMR0 instructions must be executed when changing the prescaler assignment from Timer0 to the WDT, and vice-versa.

FIGURE 2.4: Block Diagram of The Timer0/WDT Prescaler


2.4 Timer1

The Timer1 is a 8-bit clock counter with a programmable prescaler and a 8-bit period register (PR1). It also can be as a baud rate clock generator for the SPI module. The clock source of Timer1 comes from the internal clock ($F_{osc}/4$). The option of Timer1 prescaler (1:1, 1:4, 1:8, 1:16) is defined by T1P1:T1P0 (T1CON<1:0>) bits. **The prescaler is cleared when a value is written to TMR1 or T1CON register, and during any kind of reset as well.**


The timer increments from 00h until it equals the period register (PR1). It then resets to 00h at the next increment cycle. The timer interrupt flag (T1IF) is set when the timer rollover to 00h.

The timer also has a corresponding interrupt enable bit (T1IE). The timer interrupt can be enabled/disabled by setting/clearing this bit.

The timer s can be turned on and off under software control. When the timer on control bit (T1ON, T1CON<2>) is set, the timer increments from the clock source. When T1ON is cleared, the timer is turned off and cannot cause the timer interrupt flag to be set.

TABLE 2.1: Timer 1 Prescaler Rate

T1P1 : T1P0	Prescaler Rate
0, 0	1 : 1
0, 1	1 : 4
1, 0	1 : 8
1, 1	1 : 16

FIGURE 2.5: Block Diagram of The Timer1


2.5 IR Carrier Output (IROUT)

FM8PE59 is build-in an IR carrier output generator. The output is controlled by IREN (IRCON<7>), IROEN (IRCON<6>), IRCEN (IRCON<5>), IRSC (IRCON<4>), IRPS1:IRPS0 (IRCON<1:0>) bits and IRCYCLE, IRDUTY, IRCPR registers.

TABLE 2.2: IR Module Clock Source Prescaler Bits.

IRPS1 : IRPS0	IR Module Clock Source Frequency
0, 0	Oscillator Frequency / 1
0, 1	Oscillator Frequency / 2
1, 0	Oscillator Frequency / 4
1, 1	Oscillator Frequency / 8

The IROUT frequency and duty cycle are following the equations below:

$$\begin{aligned} \text{IROUT frequency} &= (\text{IR Module Clock Source Frequency}) / \text{IRCYCLE}<7:0> \\ \text{IROUT duty cycle} &= \text{IRDUTY}<7:0> / \text{IRCYCLE}<7:0> \end{aligned}$$

For example, if oscillator frequency is equal to 455KHz, and the IRPS1:IRPS0 = (0, 0), IRCYCLE = 12, and IRDUTY = 6, then

$$\begin{aligned} \text{IR Module Clock Source Frequency} &= 455 \text{ KHz} / 1 = 455 \text{ KHz}; \\ \text{IROUT frequency} &= 455\text{KHz} / 12 = 38\text{KHz}, \text{ and} \\ \text{IROUT duty cycle} &= 6 / 12 = 50\% \end{aligned}$$

- Note: 1. Before enabling the IROUT (set IREN = "1"), set the **IOB1** (A type) / **IOA4** (B type) pin to be an output pin and output "high" for negative pulse or "low" for positive pulse is needed.
2. The value of IRDUTY<7:0> must be less than IRCYCLE<7:0>.

The IR module is also build-in an IROUT counter which increase on every leading edge of internal IR pulse until the value of IR counter matches to IRCPR register, and then the IR counter will be reset to "0", set IRIF interrupt flag, and increase again.

- Note : 1. IROUT counter period = ((IRP7:IRP0) + 1) x (IR Carrier output frequency)
2. The first period of IRIF interrupt may be not equal to ((IRP7:IRP0) + 1) x (IR Carrier output frequency), which is based-on the timing of enabling IROEN and IROEN bits.
3. **The IR counter is also cleared when IROEN (IRCON<5>) bit is cleared, and during any kind of reset as well.**

FIGURE 2.6: Block Diagram of The IROUT






FIGURE 2.7: IROUT Waveform with Negative Pulse

FIGURE 2.8: IROUT Waveform with Positive Pulse


TABLE 2.3: SPI Mode Setting

SPIM2 : SPIM0	SPI Mode
0,0,0	SPI master mode, clock = $F_{osc}/2$
0,0,1	SPI master mode, clock = $F_{osc}/4$
0,1,0	SPI master mode, clock = $F_{osc}/8$
0,1,1	SPI master mode, clock = $F_{osc}/16$
1,0,0	SPI master mode, clock = $F_{osc}/32$
1,0,1	SPI slave mode, clock = SCK pin, SSB pin control enabled
1,1,0	SPI slave mode, clock = SCK pin, SSB pin control disabled
1,1,1	SPI master mode, clock = Timer1 output/2

TABLE 2.4: The Description of SPI SCK Control Bit


CKEDG	= 1, Data shifts out on falling edge of SCK, and shifts in on rising edge of SCK = 0, Data shifts in on rising edge of SCK, and shifts in on falling edge of SCK
-------	---------------------------------------------------------------------------------------------------------------------------------------------------------------------

2.6.1 Master Mode

In master mode, the data is transmitted/received as soon as the SPI shift register enable bit SSE (SPICON<4>) bit is setting to "1" by S/W. The data in SPITXB will be loaded into SPISR at the same time and start to shift in/out. The SSE bit will be kept in "1" if the communication is still undergoing, and the SSE bit will be cleared by hardware while the shifting is completed. Once the 8-bits of data have been received, the data in SPISR will be moved to the SPIRCB register, then buffer full detect bit (RCBF), interrupt flag bit (SPIIF) are set. And then user could read out the SPIRCB register before next 8-bit data transmission is completed if needed.

How to transmit/receive data in this master mode:

1. Enable SPI function by setting the SPION (SPICON<6>) bit.
2. Decide the transmission rate and source by programming SPIM2:SPIM0 (SPICON<2:0>) bits.
3. Write the data that you want to transmit to SPITXB register if needed.
4. Set SSE (SPICON<4>) bit to start transmit.
5. When the 8-bit data transmission is completed, the SSE bit will be reset to "0" by hardware. Therefore, if user wants to transmit/receive another 8-bit data, write next byte data to SPITXB register and set SSE bit to "1" again.
6. When the 8-bit data transmission is completed, the SPIIF interrupt flag will set to 1. Besides, the bit is cleared by software. The RCBF flag also will be set to "1", cleared by software or by reading out SPIRCB register.
7. Read out the SPIRCB register before next byte transmission being finished if needed.

FIGURE 2.10: SPI Mode Timing (Master Mode)




2.6.2 Slave Mode

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK pin. Once the SPI shift register enable bit SSE (SPICON<4>) has been set to “1”, data in SPITXB will be loaded into SPISR and start to shift in/out. The SSE bit will be kept in “1” if the communication is still undergoing, and the SSE bit will be cleared by hardware while the shifting is completed. Once the 8-bits of data have been received, the data in SPISR will be moved to the SPIRCB register, then buffer full detect bit (RCBF), interrupt flag bit (SPIIF) are set. And then user could read out the SPIRCB register before next 8-bit data transmission is completed if needed.

The SSB pin allows a synchronous slave mode. The SPI must be in slave mode with SSB pin control enabled (SPICON<2:0> = 101). When the SSB pin is low, transmission and reception are enabled and the SDO pin is driven. When the SSB pin goes high, the SDO pin is no longer driven, even if in the middle of transmitted byte, and becomes a floating output. External pull-up/pull-down resistors may be desirable, depending on the application.

How to transmit/receive data in this slave mode:

1. Enable SPI function by setting the SPION (SPICON<6>) bit.
2. Enable/disable the SSB pin control by programming SPIM2:SPIM0 (SPICON<2:0>) bits.
3. Write the data that you want to transmit to SPITXB register if needed.
4. Set SSE (SPICON<4>) bit and wait the external clock pulses appear on SCK pin to start transmit.
5. Write next new data to SPITXB register before this byte transmission being finished if needed.
6. When the 8-bit data transmission is completed, the SSE bit will be reset to “0” by hardware. Therefore, if user wants to transmit/receive another 8-bit data, user must write next byte data to SPITXB register (if needed) and set SSE bit to “1” again before next clock pulse appearing SCK pin.
7. When the 8-bit data transmission is completed, the SPIIF interrupt flag will set to 1. Besides, the bit is cleared by software. The RCBF flag also will be set to “1”, cleared by software or by reading out SPIRCB register.
8. Read out the SPIRCB register before next byte transmission being finished if needed.

FIGURE 2.11: SPI Mode Timing (Slave Mode, with SSB control enabled)

FIGURE 2.12: SPI Mode Timing (Slave Mode, with SSB control disabled)


2.7 Interrupts

The FM8PE59 series has up to six sources of interrupt:

1. External interrupt INT0 pin.
2. External interrupt INT1 pin.
3. TMR0 overflow interrupt.
4. TMR1 match interrupt.
5. IROUT interrupt.
6. SPI module interrupt.

INTFLAG is the interrupt flag register that recodes the interrupt requests in the relative flags.

A global interrupt enable bit, GIE (INTEN<7>), enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be enabled/disabled through their corresponding enable bits in INTEN register regardless of the status of the GIE bit.

When an interrupt event occur with the GIE bit and its corresponding interrupt enable bit are all set, the GIE bit will be cleared by hardware to disable any further interrupts, and the next instruction will be fetched from address 008h. The interrupt flag bits must be cleared by software before re-enabling GIE bit to avoid recursive interrupts.

The RETFIE instruction exits the interrupt routine and set the GIE bit to re-enable interrupt.

The flag bit in INTFLAG register is set by interrupt event regardless of the status of its mask bit. Reading the INTFLAG register will be the logic AND of INTFLAG and INTEN.

When an interrupt is generated by the INT instruction, the next instruction will be fetched from address 002h.

2.7.1 External INT0 Interrupt

External interrupt on INT0 pin is rising or falling edge triggered selected by INTEDG (OPTION<6>).

When a valid edge appears on the INT0 pin the flag bit INT0IF (INTFLAG<2>) is set. This interrupt can be disabled by clearing INT0IE bit (INTEN<2>).

2.7.2 External INT1 Interrupt

External interrupt on INT1 pin is falling edge triggered.

When a falling edge appears on the INT1 pin the flag bit INT1IF (INTFLAG<3>) is set. This interrupt can be disabled by clearing INT1IE bit (INTEN<3>).

2.7.3 Timer0 Interrupt

An overflow (FFh → 00h) in the TMR0 register will set the flag bit T0IF (INTFLAG<0>). This interrupt can be disabled by clearing T0IE bit (INTEN<0>).

2.7.4 Timer1 Interrupt

An match condition (TMR1 = PR1) in the TMR1 register will set the flag bits T1IF (INTFLAG<1>).

This interrupt can be disabled by clearing T1IE bit (INTEN<1>).

2.7.5 IROUT Interrupt

The IROUT interrupt flag bit IRIF (INTFLAG<5>) is set whenever the value of IR counter matches to IRCPR register. This interrupt can be disabled by clearing IRIE bit (INTEN<5>).

2.7.6 SPI Module Interrupt

After one byte of SPI transmission is completed, the flag bit SPIIF (INTFLAG<6>) will be set.

This interrupt can be disabled by clearing SPIIE bit (INTEN<6>).

2.8 Power-down Mode (SLEEP)

Power-down mode is entered by executing a SLEEP instruction.

When SLEEP instruction is executed, the \overline{PD} bit (STATUS<3>) is cleared, the \overline{TO} bit is set, the watchdog timer will be cleared and keeps running, and the oscillator driver is turned off.

All I/O pins maintain the status they had before the SLEEP instruction was executed.

2.8.1 Wake-up from SLEEP Mode

The device can wake-up from SLEEP mode through one of the following events:

1. RSTB reset.
2. WDT time-out reset (if enabled).
3. PORTB/IOC4/IOC5 input falling.

External RSTB reset and WDT time-out reset will cause a device reset. The \overline{PD} and \overline{TO} bits can be used to determine the cause of device reset. The \overline{PD} bit is set on power-up and is cleared when SLEEP instruction is executed. The \overline{TO} bit is cleared if a WDT time-out occurred.

For the device to wake-up through an PORTB/IOC4/IOC5 input falling event, and the program will execute next PC after wake-up. Any pin which corresponding /WUBn bit (WUCON<7:0>) or /WUC45 bit (PCON<0>) is set to "1" or configured as output will be excluded from this function.

The system wake-up delay time is 18ms plus 128 oscillator cycle time.

2.9 Reset

FM8PE59 devices may be RESET in one of the following ways:

1. Power-on Reset (POR)
2. Brown-out Reset (BOR)
3. RSTB Pin Reset
4. WDT time-out Reset

Some registers are not affected in any RESET condition. Their status is unknown on Power-on Reset and unchanged in any other RESET. Most other registers are reset to a "reset state" on Power-on Reset, RSTB or WDT Reset.

A Power-on RESET pulse is generated on-chip when Vdd rise is detected. To use this feature, the user merely ties the RSTB pin to Vdd.

On-chip Low Voltage Detector (LVD) places the device into reset when Vdd is below a fixed voltage. This ensures that the device does not continue program execution outside the valid operation Vdd range. Brown-out RESET is typically used in AC line or heavy loads switched applications.

A RSTB or WDT Wake-up from SLEEP also results in a device RESET, and not a continuation of operation before SLEEP.

The \overline{TO} and \overline{PD} bits (STATUS<4:3>) are set or cleared depending on the different reset conditions.

2.9.1 Power-up Reset Timer(PWRT)

The Power-up Reset Timer provides a nominal 18ms delay after Power-on Reset (POR), Brown-out Reset (BOR), RSTB Reset or WDT time-out Reset. The device is kept in reset state as long as the PWRT is active.

The PWRT delay will vary from device to device due to Vdd, temperature, and process variation.

2.9.2 Oscillator Start-up Timer(OST)

The OST timer provides a 128 oscillator cycle delay (from OSCI input) after the PWRT delay (18ms) is over. This delay ensures that the X'tal oscillator or resonator has started and stabilized. The device is kept in reset state as long as the OST is active.

This counter only starts incrementing after the amplitude of the OSCI signal reaches the oscillator input thresholds.

2.9.3 Reset Sequence

When Power-on Reset (POR), Brown-out Reset (BOR), RSTB Reset or WDT time-out Reset is detected, the reset sequence is as follows:

1. The reset latch is set and the PWRT & OST are cleared.
 2. When the internal POR, BOR, RSTB Reset or WDT time-out Reset pulse is finished, then the PWRT begins counting.
 3. After the PWRT time-out, the OST is activated.
 4. And after the OST delay is over, the reset latch will be cleared and thus end the on-chip reset signal.
- The totally system reset delay time is 18ms plus 128 oscillator cycle time.

FIGURE 2.13: Simplified Block Diagram of on-chip Reset Circuit






FIGURE 2.14: Time-out Sequence on Power-up (RSTB Pin Tied to Vdd)



Note: $T_{PWRT} = 18 \text{ ms}$; $T_{OST} = 128 \text{ oscillator cycle time}$

FIGURE 2.15: Time-out Sequence on Power-up (RSTB Pin Not Tied to Vdd)


Note: $T_{PWRT} = 18 \text{ ms}$; $T_{OST} = 128 \text{ oscillator cycle time}$

TABLE 2.5: Reset Conditions for Operational Registers

Register	Address	Power-on Reset Brown-out Reset	RSTB Reset WDT Reset
INDF	00h, unbanked	xxxx xxxx	uuuu uuuu
TMR0	01h, unbanked	xxxx xxxx	uuuu uuuu
PCL	02h, unbanked	1111 1111	1111 1111
STATUS	03h, unbanked	0001 1xxx	000# #uuu
FSR	04h, unbanked	xxxx xxxx	uuuu uuuu
PORTA	05h, unbanked	xxxx xxxx	uuuu uuuu
PORTB	06h, unbanked	xxxx xxxx	uuuu uuuu
PORTC	07h, unbanked	xxxx xxxx	uuuu uuuu
PCON	08h, unbanked	1010 --00	1010 --00
WUCON	09h, unbanked	0000 0000	0000 0000
PCHBUF	0Ah, unbanked	---- -000	---- -000
PDCON	0Bh, bank 0, 2	1111 1111	1111 1111
BPHCON	0Ch, bank 0, 2	1111 1111	1111 1111
CPHCON	0Dh, bank 0, 2	1111 1111	1111 1111
INTEN	0Eh, bank 0, 2	000- 0000	000- 0000
T1CON	0Bh, bank 1	---- -111	---- -111
TMR1	0Ch, bank 1	1111 1111	1111 1111
PR1	0Dh, bank 1	1111 1111	1111 1111
SPIRCB	0Bh, bank 3	uuuu uuuu	uuuu uuuu
SPITXB	0Ch, bank 3	uuuu uuuu	uuuu uuuu
SPISTAT	0Dh, bank 3	00-- 00-0	00-- 00-0
SPICON	0Eh, bank 3	0000 -000	0000 -000
INTFLAG	0Fh, unbanked	-00- 0000	-00- 0000
General Purpose Registers	10 ~ 3Fh	xxxx xxxx	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented, # = refer to the following table for possible values.

TABLE 2.6: Reset Conditions for Registers Controlled by OPTION or IOST Instructions

Register	Address	Power-on Reset Brown-out Reset	RSTB Reset WDT Reset
ACC	N/A	xxxx xxxx	uuuu uuuu
OPTION	N/A	-011 1111	-011 1111
IOSTA	05h	1111 1111	1111 1111
IOSTB	06h	1111 1111	1111 1111
IOSTC	07h	1111 1111	1111 1111
IRCON	0Ch	0000 --00	0000 --00
IRCYCLE	0Dh	0000 1100	0000 1100
IRDUTY	0Eh	0000 0110	0000 0110
IRCPR	0Fh	0000 0000	0000 0000

Legend: u = unchanged, x = unknown, - = unimplemented.

TABLE 2.7: $\overline{TO}/\overline{PD}$ Status after Reset

\overline{TO}	\overline{PD}	RESET was caused by
1	1	Power-on Reset
1	1	Brown-out reset
u	u	RSTB Reset during normal operation
1	0	RSTB Reset during SLEEP
0	1	WDT Reset during normal operation
0	0	WDT Wake-up during SLEEP

Legend: u = unchanged

TABLE 2.8: Events Affecting $\overline{TO}/\overline{PD}$ Status Bits

Event	\overline{TO}	\overline{PD}
Power-on	1	1
WDT Time-Out	0	u
SLEEP instruction	1	0
CLRWDT instruction	1	1

Legend: u = unchanged

2.10 Hexadecimal Convert to Decimal (HCD)

Decimal format is another number format for FM8PE59 series. When the content of the data memory has been assigned as decimal format, it is necessary to convert the results to decimal format after the execution of ALU instructions. When the decimal converting operation is processing, all of the operand data (including the contents of the data memory (RAM), accumulator (ACC), immediate data, and look-up table) should be in the decimal format, or the results of conversion will be incorrect.

Instruction DAA can convert the ACC data from hexadecimal to decimal format after any addition operation and restored to ACC.

The conversion operation is illustrated in example 2.2.

EXAMPLE 2.2: DAA CONVERSION

```
MOVIA  90h      ;Set immediate data = decimal format number "90" (ACC ← 90h)
MOVAR  30h      ;Load immediate data "90" to data memory address 30H
MOVIA  10h      ;Set immediate data = decimal format number "10" (ACC ← 10h)
ADDAR  30h, 0   ;Contents of the data memory address 30H and ACC are binary-added
                ;the result loads to the ACC (ACC ← A0h, C ← 0)
DAA    ;Convert the content of ACC to decimal format, and restored to ACC
                ;The result in the ACC is "00" and the carry bit C is "1". This represents the
                ;decimal number "100"
```

Instruction DAS can convert the ACC data from hexadecimal to decimal format after any subtraction operation and restored to ACC.

The conversion operation is illustrated in example 2.3.

EXAMPLE 2.3: DAS CONVERSION

```
MOVIA  10h      ;Set immediate data = decimal format number "10" (ACC ← 10h)
MOVAR  30h      ;Load immediate data "10" to data memory address 30H
MOVIA  20h      ;Set immediate data = decimal format number "20" (ACC ← 20h)
SUBAR  30h, 0   ;Contents of the data memory address 30H and ACC are binary-subtracted
                ;the result loads to the ACC (ACC ← F0h, C ← 0)
DAS    ;Convert the content of ACC to decimal format, and restored to ACC
                ;The result in the ACC is "90" and the carry bit C is "0". This represents the
                ;decimal number " -10"
```





2.11 Oscillator Configurations

FM8PE59 series can be operated in five different oscillator modes. Users can program four configuration bits (Fosc<3:0>) to select the appropriate modes:

- LF: Low Frequency Crystal Oscillator
- XT: Crystal/Resonator Oscillator
- HF: High Frequency Crystal/Resonator Oscillator
- ERC: External Resistor/Capacitor Oscillator
- IRC: Internal Resistor/Capacitor Oscillator

In LF, XT, or HF modes, a crystal or ceramic resonator is connected to the OSCI and OSCO pins to establish oscillation. When in LF, XT, or HF modes, the devices can have an external clock source drive the OSCI pin. The ERC device option offers additional cost savings for timing insensitive applications. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext), the operating temperature, and the process parameter.

The IRC option offers largest cost savings for timing insensitive applications. These devices offer 4 different internal RC oscillator frequency, 8MHz, 4MHz, 1MHz, and 455KHz.

FIGURE 2.16: HF, XT or LF Oscillator Modes (Crystal Operation or Ceramic Resonator)

FIGURE 2.17: HF, XT or LF Oscillator Modes (External Clock Input Operation)

FIGURE 2.18: ERC Oscillator Mode

FIGURE 2.19: IRC Oscillator Mode (Internal R, Internal C Oscillator)


2.12 Configurations Word
TABLE 2.8: Configurations Word

Name	Description
Fosc<3:0>	Oscillator Selection Bits = 1, 1, 1, 1 → ERC mode (default) = 1, 1, 1, 0 → HF mode = 1, 1, 0, 1 → XT mode = 1, 1, 0, 0 → LF mode = 1, 0, 1, 1 → 4MHz IRC mode = 1, 0, 1, 0 → 8MHz IRC mode = 1, 0, 0, 1 → 1MHz IRC mode = 1, 0, 0, 0 → 455KHz IRC mode
WDTEN	Watchdog Timer Enable Bit = 1, WDT enabled (default) = 0, WDT disabled
LVDT<2:0>	Low Voltage Detector Selection Bit = 1, 1, 1 → disable (default) = 1, 1, 0 → enable, LVDT voltage = 2.0V, controlled by SLEEP = 1, 0, 1 → enable, LVDT voltage = 2.0V = 1, 0, 0 → enable, LVDT voltage = 3.6V = 0, 1, 1 → enable, LVDT voltage = 1.8V = 0, 1, 0 → enable, LVDT voltage = 2.2V = 0, 0, 1 → enable, LVDT voltage = 2.4V = 0, 0, 0 → enable, LVDT voltage = 2.6V
T0CKIN	IOA4/T0CKI Pin Selection Bit (Only for A type, set to 1 for B type) = 1, T0CKI pin is selected (default) = 0, Both IOA4 and T0CKI pin is selected
RSTBIN	IOA5/RSTB Pin Selection Bit (Only for A type, set to 0 for B type) = 1, IOA5 pin is selected (default) = 0, RSTB pin is selected
OSCO	IOA6/OSCO Pin Selection Bit for ERC/IRC Mode (Only for A type, set to 1 for B type) = 1, OSCO pin is selected; Instruction clock will be output (default) = 0, IOA6 pin is selected
OSCI	IOA7/OSCI Pin Selection Bit for IRC Mode (Only for A type, set to 1 for B type) = 1, OSCI pin is selected (default) = 0, IOA7 pin is selected
TYPE	Type Selection Bit = 1, A type (28-pin) is selected (default) = 0, B type (32-pin) is selected
PROTECT	Code Protection Bit = 1, EPROM code protection off (default) = 0, EPROM code protection on
OSCD<1:0>	Instruction Period Selection Bits = 1, 1 → four oscillator periods (default) = 1, 0 → two oscillator periods = 0, 0 → eight oscillator periods
PMOD	Power Mode Selection Bit = 1, Non-power saving (default) = 0, Power saving
RDPORT	Read Port Control bit for Output Pins = 1, From registers (default) = 0, From pins

Name	Description
COUT	Instruction clock Output Enable Bit for OSCO Pin (Only for ERC/IRC Mode) = 1, Instruction clock will be output (default) = 0, Instruction clock will be not output
SCHMITT	I/O Pin Input Buffer Control Bit = 1, With Schmitt-trigger (default) = 0, Without Schmitt-trigger
RBANK	Operational Registers Bank Enable Bit = 1, Disable register (0Bh ~ 0Eh) banks; These registers are all memory map back to address in BANK 0. (default) = 0, Enable register (0Bh ~ 0Eh) banks.
DEL<1:0>	SPI Input Delay Time Selection Bits = 1, 1 → 0ns (default) = 0, 1 → 50ns = 1, 0 → 100ns
CAL<6:0>	Calibration Selection Bits for IRC Mode

TABLE 2.9: Selection of IOA6/OSCO Pin for A Type (28 pin)

Mode of oscillation	OSCO Bit Selection	IOA6/OSCO Pin Selection
IRC	OSCO = 1	OSCO
	OSCO = 0	IOA6
ERC	OSCO = 1	OSCO
	OSCO = 0	IOA6
HF, XT, LF	OSCO = X	OSCO

TABLE 2.10: Selection of IOA7/OSCI Pin for A Type (28 pin)

Mode of oscillation	OSCI Bit Selection	IOA7/OSCI Pin Selection
IRC	OSCI = 1	OSCI
	OSCI = 0	IOA7
ERC	OSCI = X	OSCI
HF, XT, LF	OSCI = X	OSCI

3.0 INSTRUCTION SET

Mnemonic, Operands	Description	Operation	Cycles	Status Affected
BCR R, bit	Clear bit in R	0 → R	1	-
BSR R, bit	Set bit in R	1 → R	1	-
BTRSC R, bit	Test bit in R, Skip if Clear	Skip if R = 0	1/2/3 ⁽¹⁾	-
BTRSS R, bit	Test bit in R, Skip if Set	Skip if R = 1	1/2/3 ⁽¹⁾	-
NOP	No Operation	No operation	1	-
CLRWDT	Clear Watchdog Timer	00h → WDT, 00h → WDT prescaler	1	\overline{TO} , \overline{PD}
OPTION	Load OPTION register	ACC → OPTION	1	-
OPTIONR	Read OPTION register	OPTION → ACC	1	-
SLEEP	Go into power-down mode	00h → WDT, 00h → WDT prescaler	1	\overline{TO} , \overline{PD}
IOST R	Load IOST register	ACC → IOST register	1	-
IOSTR R	Read IOST register	IOST register → ACC	1	-
TBL	Table look-up	PC<7:0> + ACC → PC<7:0> PC<9:8> unchanged PCHBUF<3:2> → PC<11:10>	1	C, DC, Z
DAA	Adjust ACC's data format from HEX to DEC after any addition operation	ACC(hex) → ACC(dec)	1	C
DAS	Adjust ACC's data format from HEX to DEC after any subtraction operation	ACC(hex) → ACC(dec)	1	-
INT	S/W interrupt	PC + 1 → Top of Stack, 002h → PC	2	-
RETURN	Return from subroutine	Top of Stack → PC	2	-
RETFIE	Return from interrupt, set GIE bit	Top of Stack → PC, 1 → GIE	2	-
CLRA	Clear ACC	00h → ACC	1	Z
CLRR R	Clear R	00h → R	1	Z
MOVAR R	Move ACC to R	ACC → R	1	-
MOVR R, d	Move R	R → dest	1	Z
DECR R, d	Decrement R	R - 1 → dest	1	Z
DECRSZ R, d	Decrement R, Skip if 0	R - 1 → dest, Skip if result = 0	1/2/3 ⁽¹⁾	-
INCR R, d	Increment R	R + 1 → dest	1	Z
INCRSZ R, d	Increment R, Skip if 0	R + 1 → dest, Skip if result = 0	1/2/3 ⁽¹⁾	-
ADDAR R, d	Add ACC and R	R + ACC → dest	1	C, DC, Z
SUBAR R, d	Subtract ACC from R	R - ACC → dest	1	C, DC, Z
ADCAR R, d	Add ACC and R with Carry	R + ACC + C → dest	1	C, DC, Z
SBCAR R, d	Subtract ACC from R with Carry	R + \overline{ACC} + C → dest	1	C, DC, Z
ANDAR R, d	AND ACC with R	ACC and R → dest	1	Z
IORAR R, d	Inclusive OR ACC with R	ACC or R → dest	1	Z
XORAR R, d	Exclusive OR ACC with R	R xor ACC → dest	1	Z

Mnemonic, Operands	Description	Operation	Cycles	Status Affected
COMR R, d	Complement R	$\bar{R} \rightarrow \text{dest}$	1	Z
RLR R, d	Rotate left R through Carry	$R\langle 7 \rangle \rightarrow C$, $R\langle 6:0 \rangle \rightarrow \text{dest}\langle 7:1 \rangle$, $C \rightarrow \text{dest}\langle 0 \rangle$	1	C
RRR R, d	Rotate right R through Carry	$C \rightarrow \text{dest}\langle 7 \rangle$, $R\langle 7:1 \rangle \rightarrow \text{dest}\langle 6:0 \rangle$, $R\langle 0 \rangle \rightarrow C$	1	C
SWAPR R, d	Swap R	$R\langle 3:0 \rangle \rightarrow \text{dest}\langle 7:4 \rangle$, $R\langle 7:4 \rangle \rightarrow \text{dest}\langle 3:0 \rangle$	1	-
MOVIA I	Move Immediate to ACC	$I \rightarrow \text{ACC}$	1	-
ADDIA I	Add ACC and Immediate	$I + \text{ACC} \rightarrow \text{ACC}$	1	C, DC, Z
SUBIA I	Subtract ACC from Immediate	$I - \text{ACC} \rightarrow \text{ACC}$	1	C, DC, Z
ANDIA I	AND Immediate with ACC	$\text{ACC and } I \rightarrow \text{ACC}$	1	Z
IORIA I	OR Immediate with ACC	$\text{ACC or } I \rightarrow \text{ACC}$	1	Z
XORIA I	Exclusive OR Immediate to ACC	$\text{ACC xor } I \rightarrow \text{ACC}$	1	Z
RETIA I	Return, place Immediate in ACC	$I \rightarrow \text{ACC}$, Top of Stack $\rightarrow \text{PC}$	2	-
BANK I	Move Immediate to memory bank bits	$I \rightarrow \text{RP}\langle 1:0 \rangle$	1	-
PAGE I	Move Immediate to program page bits	$I \rightarrow \text{PCHBUF}\langle 3:2 \rangle$	1	-
CALL I	Call subroutine	$\text{PC} + 1 \rightarrow \text{Top of Stack}$, $I \rightarrow \text{PC}\langle 9:0 \rangle$ $\text{PCHBUF}\langle 3:2 \rangle \rightarrow \text{PC}\langle 11:10 \rangle$	2	-
GOTO I	Unconditional branch	$I \rightarrow \text{PC}\langle 9:0 \rangle$ $\text{PCHBUF}\langle 3:2 \rangle \rightarrow \text{PC}\langle 11:10 \rangle$	2	-
FCALL I	Call subroutine	$\text{PC} + 1 \rightarrow \text{Top of Stack}$, $I \rightarrow \text{PC}\langle 11:0 \rangle$ $I\langle 11:10 \rangle \rightarrow \text{PCHBUF}\langle 3:2 \rangle$	3	-
FGOTO I	Unconditional branch	$I \rightarrow \text{PC}\langle 11:0 \rangle$ $I\langle 11:10 \rangle \rightarrow \text{PCHBUF}\langle 3:2 \rangle$	3	-

Note: 1. 2 cycles for skip, else 1 cycle. (3 cycles if skip and followed by a 2-word instruction FCALL/FGOTO)

2. bit : Bit address within an 8-bit register R

R : Register address (00h to 3Fh)

I : Immediate data

ACC : Accumulator

d : Destination select;

=0 (store result in ACC)

=1 (store result in file register R)

dest : Destination

PC : Program Counter

PCHBUF : High Byte Buffer of Program Counter

WDT : Watchdog Timer Counter

GIE : Global interrupt enable bit

TO : Time-out bit

PD : Power-down bit

C : Carry bit

DC : Digital carry bit

Z : Zero bit

ADCAR	Add ACC and R with Carry
Syntax:	ADCAR R, d
Operands:	$0 \leq R \leq 63$ $d \in [0,1]$
Operation:	$R + ACC + C \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add the contents of the ACC register and register 'R' with Carry. If 'd' is 0 the result is stored in the ACC register. If 'd' is '1' the result is stored back in register 'R'.
Cycles:	1

ADDAR	Add ACC and R
Syntax:	ADDAR R, d
Operands:	$0 \leq R \leq 63$ $d \in [0,1]$
Operation:	$ACC + R \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add the contents of the ACC register and register 'R'. If 'd' is 0 the result is stored in the ACC register. If 'd' is '1' the result is stored back in register 'R'.
Cycles:	1

ADDIA	Add ACC and Immediate
Syntax:	ADDIA I
Operands:	$0 \leq I \leq 255$
Operation:	$ACC + I \rightarrow ACC$
Status Affected:	C, DC, Z
Description:	Add the contents of the ACC register with the 8-bit immediate 'I'. The result is placed in the ACC register.
Cycles:	1

ANDAR	AND ACC and R
Syntax:	ANDAR R, d
Operands:	$0 \leq R \leq 63$ $d \in [0,1]$
Operation:	$ACC \text{ and } R \rightarrow dest$
Status Affected:	Z
Description:	The contents of the ACC register are AND'ed with register 'R'. If 'd' is 0 the result is stored in the ACC register. If 'd' is '1' the result is stored back in register 'R'.
Cycles:	1

ANDIA	AND Immediate with ACC
Syntax:	ANDIA I
Operands:	$0 \leq I \leq 255$
Operation:	$ACC \text{ AND } I \rightarrow ACC$
Status Affected:	Z
Description:	The contents of the ACC register are AND'ed with the 8-bit immediate 'I'. The result is placed in the ACC register.
Cycles:	1

BANK	Move Immediate to memory bank bits
Syntax:	BANK I
Operands:	$0 \leq I \leq 3$
Operation:	$I \rightarrow RP\langle 1:0 \rangle$
Status Affected:	None
Description:	The memory bank bits are loaded with the 2-bit immediate 'I'.
Cycles:	1
BCR	Clear Bit in R
Syntax:	BCF R, b
Operands:	$0 \leq R \leq 63$ $0 \leq b \leq 7$
Operation:	$0 \rightarrow R\langle b \rangle$
Status Affected:	None
Description:	Clear bit 'b' in register 'R'.
Cycles:	1
BSR	Set Bit in R
Syntax:	BSR R, b
Operands:	$0 \leq R \leq 63$ $0 \leq b \leq 7$
Operation:	$1 \rightarrow R\langle b \rangle$
Status Affected:	None
Description:	Set bit 'b' in register 'R'.
Cycles:	1
BTRSC	Test Bit in R, Skip if Clear
Syntax:	BTRSC R, b
Operands:	$0 \leq R \leq 63$ $0 \leq b \leq 7$
Operation:	Skip if $R\langle b \rangle = 0$
Status Affected:	None
Description:	If bit 'b' in register 'R' is 0 then the next instruction is skipped. If bit 'b' is 0 then next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead making this a 2-cycle instruction.
Cycles:	1/2 (3 cycles if skip and followed by a 2-word instruction FCALL/FGOTO)
BTRSS	Test Bit in R, Skip if Set
Syntax:	BTRSS R, b
Operands:	$0 \leq R \leq 63$ $0 \leq b \leq 7$
Operation:	Skip if $R\langle b \rangle = 1$
Status Affected:	None
Description:	If bit 'b' in register 'R' is '1' then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a 2-cycle instruction.
Cycles:	1/2 (3 cycles if skip and followed by a 2-word instruction FCALL/FGOTO)

CALL	Subroutine Call
Syntax:	CALL I
Operands:	$0 \leq I \leq 1023$
Operation:	PC +1 → Top of Stack; I → PC<9:0> PCHBUF<3:2> → PC<11:10>
Status Affected:	None
Description:	Subroutine call. First, return address (PC+1) is pushed onto the stack. The 10-bit immediate address is loaded into PC bits <9:0>. CALL is a two-cycle instruction.
Cycles:	2
CLRA	Clear ACC
Syntax:	CLRA
Operands:	None
Operation:	00h → ACC; 1 → Z
Status Affected:	Z
Description:	The ACC register is cleared. Zero bit (Z) is set.
Cycles:	1
CLRR	Clear R
Syntax:	CLRR R
Operands:	$0 \leq R \leq 63$
Operation:	00h → R; 1 → Z
Status Affected:	Z
Description:	The contents of register 'R' are cleared and the Z bit is set.
Cycles:	1
CLRWDT	Clear Watchdog Timer
Syntax:	CLRWDT
Operands:	None
Operation:	00h → WDT; 00h → WDT prescaler (if assigned); 1 → \overline{TO} ; 1 → \overline{PD}
Status Affected:	\overline{TO} , \overline{PD}
Description:	The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits \overline{TO} and \overline{PD} are set.
Cycles:	1
COMR	Complement R
Syntax:	COMR R, d
Operands:	$0 \leq R \leq 63$ $d \in [0,1]$
Operation:	$R \rightarrow \text{dest}$
Status Affected:	Z
Description:	The contents of register 'R' are complemented. If 'd' is 0 the result is stored in the ACC register. If 'd' is 1 the result is stored back in register 'R'.
Cycles:	1

DAA	Adjust ACC's data format from HEX to DEC
Syntax:	DAA
Operands:	None
Operation:	ACC(hex) → ACC(dec)
Status Affected:	C
Description:	Convert the ACC data from hexadecimal to decimal format after any addition operation and restored to ACC.
Cycles:	1
DAS	Adjust ACC's data format from HEX to DEC
Syntax:	DAS
Operands:	None
Operation:	ACC(hex) → ACC(dec)
Status Affected:	None
Description:	Convert the ACC data from hexadecimal to decimal format after any subtraction operation and restored to ACC.
Cycles:	1
DECR	Decrement R
Syntax:	DECR R, d
Operands:	$0 \leq R \leq 63$ $d \in [0, 1]$
Operation:	$R - 1 \rightarrow \text{dest}$
Status Affected:	Z
Description:	Decrement register 'R'. If 'd' is 0 the result is stored in the ACC register. If 'd' is 1 the result is stored back in register 'R'.
Cycles:	1
DECRSZ	Decrement R, Skip if 0
Syntax:	DECRSZ R, d
Operands:	$0 \leq R \leq 63$ $d \in [0, 1]$
Operation:	$R - 1 \rightarrow \text{dest}$; skip if result = 0
Status Affected:	None
Description:	The contents of register 'R' are decremented. If 'd' is 0 the result is placed in the ACC register. If 'd' is 1 the result is placed back in register 'R'. If the result is 0, the next instruction, which is already fetched, is discarded and a NOP is executed instead making it a two-cycle instruction.
Cycles:	1/2 (3 cycles if skip and followed by a 2-word instruction FCALL/FGOTO)
FCALL	Subroutine Call
Syntax:	FCALL I
Operands:	$0 \leq I \leq 4095$
Operation:	$PC + 1 \rightarrow \text{Top of Stack}$; $I \rightarrow PC<11:0>$ $I<11:10> \rightarrow PCHBUF<3:2>$
Status Affected:	None
Description:	Subroutine call. First, return address (PC+1) is pushed onto the stack. The 12-bit immediate address is loaded into PC bits <11:0>. FCALL is a two-word (three-cycle) instruction.
Cycles:	3

FGOTO	Unconditional Branch
Syntax:	FGOTO I
Operands:	$0 \leq I \leq 4095$
Operation:	$I \rightarrow PC<11:0>$ $I<11:10> \rightarrow PCHBUF<3:2>$
Status Affected:	None
Description:	FGOTO is an unconditional branch. The 12-bit immediate value is loaded into PC bits <11:0>. FGOTO is a two-word (three-cycle) instruction.
Cycles:	3
GOTO	Unconditional Branch
Syntax:	GOTO I
Operands:	$0 \leq I \leq 1023$
Operation:	$I \rightarrow PC<9:0>$ $PCHBUF<3:2> \rightarrow PC<11:10>$
Status Affected:	None
Description:	GOTO is an unconditional branch. The 10-bit immediate value is loaded into PC bits <9:0>. GOTO is a two-cycle instruction.
Cycles:	2
INCR	Increment R
Syntax:	INCR R, d
Operands:	$0 \leq R \leq 63$ $d \in [0,1]$
Operation:	$R + 1 \rightarrow dest$
Status Affected:	Z
Description:	The contents of register 'R' are incremented. If 'd' is 0 the result is placed in the ACC register. If 'd' is 1 the result is placed back in register 'R'.
Cycles:	1
INCRSZ	Increment R, Skip if 0
Syntax:	INCRSZ R, d
Operands:	$0 \leq R \leq 63$ $d \in [0,1]$
Operation:	$R + 1 \rightarrow dest$, skip if result = 0
Status Affected:	None
Description:	The contents of register 'R' are incremented. If 'd' is 0 the result is placed in the ACC register. If 'd' is the result is placed back in register 'R'. If the result is 0, then the next instruction, which is already fetched, is discarded and a NOP is executed instead making it a two-cycle instruction.
Cycles:	1/2 (3 cycles if skip and followed by a 2-word instruction FCALL/FGOTO)
INT	S/W Interrupt
Syntax:	INT
Operands:	None
Operation:	$PC + 1 \rightarrow Top\ of\ Stack$, $002h \rightarrow PC$
Status Affected:	None
Description:	Interrupt subroutine call. First, return address (PC+1) is pushed onto the stack. The address 002h is loaded into PC bits <10:0>.
Cycles:	2

IORAR	OR ACC with R
Syntax:	IORAR R, d
Operands:	$0 \leq R \leq 63$ $d \in [0,1]$
Operation:	ACC or R \rightarrow dest
Status Affected:	Z
Description:	Inclusive OR the ACC register with register 'R'. If 'd' is 0 the result is placed in the ACC register. If 'd' is 1 the result is placed back in register 'R'.
Cycles:	1
IORIA	OR Immediate with ACC
Syntax:	IORIA I
Operands:	$0 \leq I \leq 255$
Operation:	ACC or I \rightarrow ACC
Status Affected:	Z
Description:	The contents of the ACC register are OR'ed with the 8-bit immediate 'I'. The result is placed in the ACC register.
Cycles:	1
IOST	Load IOST Register
Syntax:	IOST R
Operands:	R = 5,6,7,12,13,14 or 15
Operation:	ACC \rightarrow IOST register R
Status Affected:	None
Description:	IOST register 'R' (R = 5,6,7,12,13,14 or 15) is loaded with the contents of the ACC register.
Cycles:	1
IOSTR	Read IOST Register
Syntax:	IOSTR R
Operands:	R = 5,6,7,8,9,12,13,14 or 15
Operation:	IOST register R \rightarrow ACC
Status Affected:	None
Description:	The ACC register is loaded with the contents of IOST register 'R' (5,6,7,12,13,14 or 15).
Cycles:	1
MOVAR	Move ACC to R
Syntax:	MOVAR R
Operands:	$0 \leq R \leq 63$
Operation:	ACC \rightarrow R
Status Affected:	None
Description:	Move data from the ACC register to register 'R'.
Cycles:	1
MOVIA	Move Immediate to ACC
Syntax:	MOVIA I
Operands:	$0 \leq I \leq 255$
Operation:	I \rightarrow ACC
Status Affected:	None
Description:	The 8-bit immediate 'I' is loaded into the ACC register. The don't cares will assemble as 0s.
Cycles:	1

MOVR	Move R
Syntax:	MOVR R, d
Operands:	$0 \leq R \leq 63$ $d \in [0, 1]$
Operation:	$R \rightarrow \text{dest}$
Status Affected:	Z
Description:	The contents of register 'R' is moved to destination 'd'. If 'd' is 0, destination is the ACC register. If 'd' is 1, the destination is file register 'R'. 'd' is 1 is useful to test a file register since status flag Z is affected.
Cycles:	1
NOP	No Operation
Syntax:	NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Cycles:	1
OPTION	Load OPTION Register
Syntax:	OPTION
Operands:	None
Operation:	$\text{ACC} \rightarrow \text{OPTION}$
Status Affected:	None
Description:	The content of the ACC register is loaded into the OPTION register.
Cycles:	1
OPTIONR	Read OPTION Register
Syntax:	OPTION
Operands:	None
Operation:	$\text{OPTION} \rightarrow \text{ACC}$
Status Affected:	None
Description:	The content of the OPTION register is loaded into the ACC register.
Cycles:	1
PAGE	Move Immediate to program page bits
Syntax:	PAGE I
Operands:	$0 \leq I \leq 3$
Operation:	$I \rightarrow \text{PCHBUF}\langle 3:2 \rangle$
Status Affected:	None
Description:	The program page bits are loaded with the 2-bit immediate 'I'.
Cycles:	1
RETFIE	Return from Interrupt, Set 'GIE' Bit
Syntax:	RETFIE
Operands:	None
Operation:	Top of Stack \rightarrow PC
Status Affected:	None
Description:	The program counter is loaded from the top of the stack (the return address). The 'GIE' bit is set to 1. This is a two-cycle instruction.
Cycles:	2

RETIA	Return with Immediate in ACC
Syntax:	RETIA I
Operands:	$0 \leq I \leq 255$
Operation:	$I \rightarrow \text{ACC};$ Top of Stack \rightarrow PC
Status Affected:	None
Description:	The ACC register is loaded with the 8-bit immediate 'I'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.
Cycles:	2
RETURN	Return from Subroutine
Syntax:	RETURN
Operands:	None
Operation:	Top of Stack \rightarrow PC
Status Affected:	None
Description:	The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.
Cycles:	2
RLR	Rotate Left R through Carry
Syntax:	RLR R, d
Operands:	$0 \leq R \leq 63$ $d \in [0,1]$
Operation:	$R\langle 7 \rangle \rightarrow C;$ $R\langle 6:0 \rangle \rightarrow \text{dest}\langle 7:1 \rangle;$ $C \rightarrow \text{dest}\langle 0 \rangle$
Status Affected:	C
Description:	The contents of register 'R' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the ACC register. If 'd' is 1 the result is stored back in register 'R'.
Cycles:	1
RRR	Rotate Right R through Carry
Syntax:	RRR R, d
Operands:	$0 \leq R \leq 63$ $d \in [0,1]$
Operation:	$C \rightarrow \text{dest}\langle 7 \rangle;$ $R\langle 7:1 \rangle \rightarrow \text{dest}\langle 6:0 \rangle;$ $R\langle 0 \rangle \rightarrow C$
Status Affected:	C
Description:	The contents of register 'R' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the ACC register. If 'd' is 1 the result is placed back in register 'R'.
Cycles:	1

SLEEP	Enter SLEEP Mode
Syntax:	SLEEP
Operands:	None
Operation:	00h → WDT; 00h → WDT prescaler; 1 → \overline{TO} ; 0 → \overline{PD}
Status Affected:	\overline{TO} , \overline{PD}
Description:	Time-out status bit (\overline{TO}) is set. The power-down status bit (\overline{PD}) is cleared. The WDT and its prescaler are cleared. The processor is put into SLEEP mode.
Cycles:	1
SBCAR	Subtract ACC from R with Carry
Syntax:	SBCAR R, d
Operands:	$0 \leq R \leq 63$ $d \in [0,1]$
Operation:	$R + \overline{ACC} + C \rightarrow \text{dest}$
Status Affected:	C, DC, Z
Description:	Add the 2's complement data of the ACC register from register 'R' with Carry. If 'd' is 0 the result is stored in the ACC register. If 'd' is 1 the result is stored back in register 'R'.
Cycles:	1
SUBAR	Subtract ACC from R
Syntax:	SUBAR R, d
Operands:	$0 \leq R \leq 63$ $d \in [0,1]$
Operation:	$R - ACC \rightarrow \text{dest}$
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) the ACC register from register 'R'. If 'd' is 0 the result is stored in the ACC register. If 'd' is 1 the result is stored back in register 'R'.
Cycles:	1
SUBIA	Subtract ACC from Immediate
Syntax:	SUBIA I
Operands:	$0 \leq I \leq 255$
Operation:	$I - ACC \rightarrow ACC$
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) the ACC register from the 8-bit immediate 'I'. The result is placed in the ACC register.
Cycles:	1
SWAPR	Swap nibbles in R
Syntax:	SWAPR R, d
Operands:	$0 \leq R \leq 63$ $d \in [0,1]$
Operation:	$R\langle 3:0 \rangle \rightarrow \text{dest}\langle 7:4 \rangle$; $R\langle 7:4 \rangle \rightarrow \text{dest}\langle 3:0 \rangle$
Status Affected:	None
Description:	The upper and lower nibbles of register 'R' are exchanged. If 'd' is 0 the result is placed in ACC register. If 'd' is 1 the result is placed in register 'R'.
Cycles:	1

TBL	Table Look-up
Syntax:	TBL
Operands:	None
Operation:	PC<7:0> + ACC → PC<7:0> PC<9:8> unchanged PCHBUF<3:2> → PC<11:10>
Status Affected:	C, DC, Z
Description:	Operate with RETIA to look-up table
Cycles:	1
XORAR	Exclusive OR ACC with R
Syntax:	XORAR R, d
Operands:	$0 \leq R \leq 63$ $d \in [0, 1]$
Operation:	ACC xor R → dest
Status Affected:	Z
Description:	Exclusive OR the contents of the ACC register with register 'R'. If 'd' is 0 the result is stored in the ACC register. If 'd' is 1 the result is stored back in register 'R'.
Cycles:	1
XORIA	Exclusive OR Immediate with ACC
Syntax:	XORIA I
Operands:	$0 \leq I \leq 255$
Operation:	ACC xor I → ACC
Status Affected:	Z
Description:	The contents of the ACC register are XOR'ed with the 8-bit immediate 'I'. The result is placed in the ACC register.
Cycles:	1

4.0 ABSOLUTE MAXIMUM RATINGS

Ambient Operating Temperature	0°C to +70°C
Store Temperature	-65°C to +150°C
DC Supply Voltage (Vdd)	0V to +6.0V
Input Voltage with respect to Ground (Vss)	-0.3V to (Vdd + 0.3)V

5.0 OPERATING CONDITIONS

DC Supply Voltage	+2.3V to +5.5V
Operating Temperature	0°C to +70°C

6.0 ELECTRICAL CHARACTERISTICS
6.1 ELECTRICAL CHARACTERISTICS of FM8PE59AE/59BE


Under Operating Conditions, at four clock instruction cycles and WDT & LVDT are disabled

Sym	Description	Conditions	Min.	Typ.	Max.	Unit	
F _{HF}	X'tal oscillation range	HF mode, Vdd=5V	1		20	MHz	
		HF mode, Vdd=3V	1		15		
F _{XT}	X'tal oscillation range	XT mode, Vdd=5V	0.5		10	MHz	
		XT mode, Vdd=3V	0.5		10		
F _{LF}	X'tal oscillation range	LF mode, Vdd=5V	32		4000	KHZ	
		LF mode, Vdd=3V	32		1000		
F _{ERC}	RC oscillation range	ERC mode, Vdd=5V	DC		15	MHz	
		ERC mode, Vdd=3V	DC		7		
V _{IH}	Input high voltage	With schmitter				V	
		I/O ports, Vdd=5V	2.2				
		RSTB pin, Vdd=5V	4.2				
		I/O ports, Vdd=3V					
		RSTB pin, Vdd=3V					
		Without schmitter					
		I/O ports, Vdd=5V	2.0				
		RSTB pin, Vdd=5V	4.2				
V _{IL}	Input low voltage	With schmitter				V	
		I/O ports, Vdd=5V			0.8		
		RSTB pin, Vdd=5V			1.0		
		I/O ports, Vdd=3V					
		RSTB pin, Vdd=3V					
		Without schmitter					
		I/O ports, Vdd=5V			1.0		
		RSTB pin, Vdd=5V			1.0		
V _{OH}	Output high voltage	I _{OH} =-5.4mA, Vdd=5V	3.6			V	
		I _{OL} =8.7mA, Vdd=5V			0.6	V	
I _{PH}	Pull-high current	Input pin at Vss, Vdd=5V		-45		uA	
I _{PD}	Pull-down current	Input pin at Vdd, Vdd=5V		35		uA	
I _{WDT}	WDT current	Vdd=5V		5	8	uA	
		Vdd=3V		1	2		
T _{WDT}	WDT period	Vdd=3V		19.2		mS	
		Vdd=4V		17.3			
		Vdd=5V		16.1			
I _{LVDT}	LVDT current	Vdd=5V LVDT = 3.6V		1.9	2.9	uA	
		Vdd=5V LVDT = 2V		2.1	3.2		
		Vdd=3V LVDT = 2V		0.7	1.1		


Sym	Description	Conditions	Min.	Typ.	Max.	Unit
I _{SB}	Power down current	Sleep mode, Vdd=5V, WDT enable		5.5		uA
		Sleep mode, Vdd=5V, WDT disable		0.2		
		Sleep mode, Vdd=3V, WDT enable		1.0		
		Sleep mode, Vdd=3V, WDT disable		0.1		

6.2 ELECTRICAL CHARACTERISTICS of FM8PE59A/59B


To be defined

7.0 PACKAGE DIMENSION
7.1 28-PIN PDIP 600mil



Symbols	Dimension In Millimeters			Dimension In Inches		
	Min	Nom	Max	Min	Nom	Max
A	-	-	5.59	-	-	0.220
A1	0.38	-	-	0.015	-	-
A2	3.81	3.94	4.06	0.150	0.155	0.160
B	-	1.52	-	-	0.06	-
B1	-	0.46	-	-	0.018	-
D	36.96	37.08	37.34	1.455	1.460	1.470
E	-	15.24	-	-	0.600	-
E1	13.72	13.84	13.97	0.540	0.545	0.550
e	-	2.54	-	-	0.100	-
L	3.18	-	-	0.125	-	-
eB	16.00	16.51	17.02	0.630	0.650	0.670

7.2 28-PIN Skinny PDIP 300mil



Symbols	Dimension In Millimeters			Dimension In Inches		
	Min	Nom	Max	Min	Nom	Max
A	-	-	4.57	-	-	0.180
A1	0.38	-	-	0.015	-	-
A2	-	3.30	3.56	-	0.130	0.140
B	1.02	-	1.65	0.0040	-	0.065
B1	0.41	-	0.58	0.016	-	0.023
B2	0.71	-	1.12	0.028	-	0.044
C	0.20	0.25	0.33	0.008	0.010	0.013
D	35.13	35.18	35.43	1.383	1.385	1.395
E	7.87	8.31	8.38	0.310	0.327	0.330
E1	7.26	7.32	7.52	0.284	0.288	0.296
e	-	2.54	-	-	0.100	-
L	3.18	-	-	0.125	-	-
eB	8.64	-	9.65	0.340	-	0.380

7.3 28-PIN SOP 300mil



Symbols	Dimension In Millimeters			Dimension In Inches		
	Min	Nom	Max	Min	Nom	Max
A	-	2.488	2.743	-	0.098	0.108
A1	0.152	-	-	0.006	-	-
A2	2.21	2.336	2.464	0.087	0.091	0.097
B	0.305	0.406	0.508	0.012	0.016	0.020
C	0.204	0.254	0.304	0.008	0.010	0.012
D	17.78	17.91	18.42	0.700	0.705	0.725
E	7.366	7.493	7.62	0.290	0.295	0.300
e	1.219	1.270	1.321	0.048	0.050	0.052
eB	10.26	10.42	10.57	0.404	0.410	0.416
L	0.635	-	-	0.025	-	-
θ	0°	4°	8°	0°	4°	8°
D1	0.356	0.508	-	0.014	0.020	-

7.4 28-PIN SSOP 209mil


Symbols	Dimension In Millimeters		
	Min	Nom	Max
A	-	-	2.00
A1	0.05	-	-
A2	1.62	1.75	1.85
b	0.22	-	0.38
c	0.09	-	0.25
D	9.90	10.20	10.50
E	7.40	7.80	8.20
E1	5.00	5.30	5.60
e	0.65 BSC	10.42	10.57
L	0.55	0.75	0.95
R	0.09	-	-
θ°	0°	4°	8°

7.5 32-PIN PDIP 600mil


Symbols	Dimension In Inchs		
	Min	Nom	Max
A	-	-	0.220
A1	0.015	-	-
A2	0.150	0.155	0.160
D	1.645	1.650	1.660
E	0.600BSC		
E1	0.540	0.545	0.550
L	0.115	0.130	0.150
e_B	0.630	0.650	0.670
θ°	0	7	15

7.6 32-PIN SOP 450mil


Symbols	Dimension In Inch	
	Min	Max
A	-	0.120
A1	0.004	0.014
D	0.799	0.815
E	0.437	0.450
H	0.530	0.580
L	0.016	0.050
θ°	0°	10°

8.0 ORDERING INFORMATION

OTP Type MCU	Package Type	Pin Count	Package Size
FM8PE59AEP	PDIP	28	600 mil
FM8PE59AEM	Skinny PDIP	28	300 mil
FM8PE59AED	SOP	28	300 mil
FM8PE59AER	SSOP	28	209 mil
FM8PE59BEP	PDIP	32	600 mil
FM8PE59BED	SOP	32	450 mil

Mask Type MCU	Package Type	Pin Count	Package Size
FM8PE59AP	PDIP	28	600 mil
FM8PE59AM	Skinny PDIP	28	300 mil
FM8PE59AD	SOP	28	300 mil
FM8PE59AR	SSOP	28	209 mil
FM8PE59BP	PDIP	32	600 mil
FM8PE59BD	SOP	32	450 mil