


FNK N-Channel Enhancement Mode Power MOSFET

Description

The FNK3207A uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.



Schematic diagram

General Features

- $V_{DS} = 80V, I_D = 180A$
- $R_{DS(ON)} < 4.7m\Omega @ V_{GS}=10V$

- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability



To-220 Top View

Application

- Automotive applications
- Hard switched and high frequency circuits
- Uninterruptible power supply

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
FNK3207A	FNK3207A	TO-220	-	-	-

Absolute Maximum Ratings ($T_C=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	80	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	180	A
Drain Current-Continuous($T_C=100^\circ C$)	$I_D (100^\circ C)$	113	A
Pulsed Drain Current	I_{DM}	720	A
Maximum Power Dissipation	P_D	285	W
Derating factor		1.9	W/ $^\circ C$
Single pulse avalanche energy (Note 5)	E_{AS}	530	mJ

Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55 To 175	°C
--	-----------------------------------	------------	----

Thermal Characteristic




Thermal Resistance,Junction-to-Case ^(Note 2)	R _{θJC}	0.53	°C/W
---	------------------	------	------

Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	80	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =80V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	2	3	4	V
Drain-Source On-State Resistance	R _{DSON}	V _{GS} =10V, I _D =20A	-	3.5	4.7	mΩ
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =20A	60	-	-	S
Dynamic Characteristics ^(Note 4)						
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, F=1.0MHz	-	6200	-	PF
Output Capacitance	C _{oss}		-	835	-	PF
Reverse Transfer Capacitance	C _{rss}		-	540	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =40V, I _D =2A, R _L =15Ω V _{GS} =10V, R _G =2.5Ω	-	31.5	-	nS
Turn-on Rise Time	t _r		-	33	-	nS
Turn-Off Delay Time	t _{d(off)}		-	46	-	nS
Turn-Off Fall Time	t _f		-	17.5	-	nS
Total Gate Charge	Q _g	V _{DS} =40V, I _D =20A, V _{GS} =10V	-	130		nC
Gate-Source Charge	Q _{gs}		-	36		nC
Gate-Drain Charge	Q _{gd}		-	46		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V _{SD}	V _{GS} =0V, I _S =40A	-		1.2	V
Diode Forward Current ^(Note 2)	I _S		-	-	160	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, IF = 20A di/dt = 500A/μs ^(Note 3)	-	51	-	nS
Reverse Recovery Charge	Q _{rr}		-	61	-	nC

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. EAS condition: T_j=25°C, V_{DD}=40V, V_G=10V, L=0.5mH, R_G=25Ω

Test circuit
1) E_{AS} test Circuit

2) Gate charge test Circuit

3) Switch Time Test Circuit


Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current










Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Power De-rating

Figure 8 Safe Operation Area

Figure 10 Current De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance

TO-220-3L Package Information


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	4.400	4.600	0.173	0.181
A1	2.250	2.550	0.089	0.100
b	0.710	0.910	0.028	0.036
b1	1.170	1.370	0.046	0.054
c	0.330	0.650	0.013	0.026
c1	1.200	1.400	0.047	0.055
D	9.910	10.250	0.390	0.404
E	8.9500	9.750	0.352	0.384
E1	12.650	12.950	0.498	0.510
e	2.540 TYP.		0.100 TYP.	
e1	4.980	5.180	0.196	0.204
F	2.650	2.950	0.104	0.116
H	7.900	8.100	0.311	0.319
h	0.000	0.300	0.000	0.012
L	12.900	13.400	0.508	0.528
L1	2.850	3.250	0.112	0.128
V	7.500 REF.		0.295 REF.	
Φ	3.400	3.800	0.134	0.150

Disclaimer:

- FNK reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using FNK products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Silan products could cause loss of body injury or damage to property.
- FNK will supply the best possible product for customers!