


## FNK N-Channel Enhancement Mode Power MOSFET

### Description


The FNK4838 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

### General Features


- $V_{DS}$  30V
- $I_D$  (at  $V_{GS}=10V$ ) 11A
- $R_{DS(ON)}$  (at  $V_{GS}=10V$ ) < 8.5mΩ
- $R_{DS(ON)}$  (at  $V_{GS}=4.5V$ ) < 12mΩ
- High density cell design for ultra low  $R_{dson}$
- Fully characterized Avalanche voltage and current



Schematic diagram



Marking and pin assignment



SOP-8 top view

### Application

- Power switching application
- Hard Switched and High Frequency Circuits
- Uninterruptible Power Supply

100% UIS Tested  
100%  $R_g$  Tested

### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
FNK4838	FNK4838	SOP-8	Ø330mm	12mm	2500 units

### Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DS}$	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current <sup>A</sup>	$I_D$	11	A
Continuous Drain Current <sup>B</sup>		9	
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	60	
Avalanche Current <sup>C</sup>	$I_{AS}, I_{AR}$	30	A
Avalanche energy $L=0.1mH$ <sup>C</sup>	$E_{AS}, E_{AR}$	45	mJ
Power Dissipation <sup>B</sup>	$P_D$	2	W
Power Dissipation <sup>B</sup>		1.3	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	°C

### Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup>	$R_{QJA}$	48	62.5	°C/W
Maximum Junction-to-Ambient <sup>A,D</sup>		74	90	°C/W
Maximum Junction-to-Lead	$R_{QJL}$	32	40	°C/W

**Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	30			V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			1 5	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm20\text{V}$			100	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.5	2	2.6	V
$I_{\text{D(ON)}}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}=5\text{V}$	60			A
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=11\text{A}$		7.5	8.5	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=10\text{A}$ $T_J=125^\circ\text{C}$		10.5	12.5	
$g_{\text{FS}}$	Forward Transconductance	$V_{DS}=5\text{V}, I_D=11\text{A}$		50		S
$V_{\text{SD}}$	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.7	1	V
$I_S$	Maximum Body-Diode Continuous Current				2.5	A
<b>DYNAMIC PARAMETERS</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=15\text{V}, f=1\text{MHz}$	860	1080	1300	pF
$C_{\text{oss}}$	Output Capacitance		125	180	240	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		65	110	160	pF
$R_g$	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	0.5	1	1.5	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, I_D=11\text{A}$	14	18	22	nC
$Q_g(4.5\text{V})$	Total Gate Charge		6.4	8	9.6	nC
$Q_{\text{gs}}$	Gate Source Charge			3.4		nC
$Q_{\text{gd}}$	Gate Drain Charge			3		nC
$t_{\text{D(on)}}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, R_L=1.35\Omega, R_{\text{GEN}}=3\Omega$		6		ns
$t_r$	Turn-On Rise Time			3		ns
$t_{\text{D(off)}}$	Turn-Off Delay Time			21		ns
$t_f$	Turn-Off Fall Time			3		ns
$t_{\text{rr}}$	Body Diode Reverse Recovery Time	$I_F=11\text{A}, dI/dt=500\text{A}/\mu\text{s}$	7	8.5	10	ns
$Q_{\text{rr}}$	Body Diode Reverse Recovery Charge	$I_F=11\text{A}, dI/dt=500\text{A}/\mu\text{s}$	10	13	16	nC

A. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The value in any given application depends on the user's specific board design.

B. The power dissipation  $P_D$  is based on  $T_{J(\text{MAX})}=150^\circ\text{C}$ , using  $\leqslant 10\text{s}$  junction-to-ambient thermal resistance.







C. Repetitive rating, pulse width limited by junction temperature  $T_{J(\text{MAX})}=150^\circ\text{C}$ . Ratings are based on low frequency and duty cycles to keep initial  $T_J=25^\circ\text{C}$ .






D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to lead  $R_{\theta JL}$  and lead to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.




F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, assuming a maximum junction temperature of  $T_{J(\text{MAX})}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Fig 1: On-Region Characteristics (Note E)**

**Figure 2: Transfer Characteristics (Note E)**

**Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)**

**Figure 4: On-Resistance vs. Junction Temperature (Note E)**

**Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)**

**Figure 6: Body-Diode Characteristics (Note E)**

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Figure 7: Gate-Charge Characteristics**

**Figure 8: Capacitance Characteristics**

**Figure 9: Single Pulse Avalanche capability (Note C)**

**Figure 10: Maximum Forward Biased Safe Operating Area (Note F)**

**Figure 11: Single Pulse Power Rating Junction-to-Ambient (Note F)**

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Figure 12: Normalized Maximum Transient Thermal Impedance (Note F)**

**Gate Charge Test Circuit & Waveform**

**Resistive Switching Test Circuit & Waveforms**

**Unclamped Inductive Switching (UIS) Test Circuit & Waveforms**

**Diode Recovery Test Circuit & Waveforms**
