

FNK N-Channel Enhancement Mode Power MOSFET

Description

The FNK4838 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.


General Features

- V_{DS} 30V
- I_D (at $V_{GS}=10V$) 11A
- $R_{DS(ON)}$ (at $V_{GS}=10V$) < 8.5m Ω
- $R_{DS(ON)}$ (at $V_{GS}=4.5V$) < 12m Ω
- High density cell design for ultra low R_{dson}
- Fully characterized Avalanche voltage and current


Application

- Power switching application
- Hard Switched and High Frequency Circuits
- Uninterruptible Power Supply


100% UIS Tested
100% R_g Tested



Schematic diagram



Marking and pin assignment



SOP-8 top view

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
FNK4838	FNK4838	SOP-8	\varnothing 330mm	12mm	2500 units

Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	11	A
Current	I_D	9	A
Pulsed Drain Current ^C	I_{DM}	60	A
Avalanche Current ^C	I_{AS}, I_{AR}	30	A
Avalanche energy $L=0.1\text{mH}$ ^C	E_{AS}, E_{AR}	45	mJ
Power Dissipation ^B	P_D	2	W
	P_D	1.3	W
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	48	62.5	$^\circ\text{C}/\text{W}$
Maximum Junction-to-Ambient ^{A,D}	$R_{\theta JA}$	74	90	$^\circ\text{C}/\text{W}$
Maximum Junction-to-Lead	$R_{\theta JL}$	32	40	$^\circ\text{C}/\text{W}$

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V	30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V T _J =55°C			1 5	μA
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±20V			100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1.5	2	2.6	V
I _{D(ON)}	On state drain current	V _{GS} =10V, V _{DS} =5V	60			A
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =11A T _J =125°C		7.5	8.5	mΩ
		V _{GS} =4.5V, I _D =10A		10.4	13	mΩ
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =11A		50		S
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.7	1	V
I _S	Maximum Body-Diode Continuous Current				2.5	A
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =15V, f=1MHz	860	1080	1300	pF
C _{oss}	Output Capacitance		125	180	240	pF
C _{riss}	Reverse Transfer Capacitance		65	110	160	pF
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	0.5	1	1.5	Ω
SWITCHING PARAMETERS						
Q _{g(10V)}	Total Gate Charge	V _{GS} =10V, V _{DS} =15V, I _D =11A	14	18	22	nC
Q _{g(4.5V)}	Total Gate Charge		6.4	8	9.6	nC
Q _{gs}	Gate Source Charge		3.4			nC
Q _{gd}	Gate Drain Charge		3			nC
t _{D(on)}	Turn-On DelayTime	V _{GS} =10V, V _{DS} =15V, R _L =1.35Ω, R _{GEN} =3Ω		6		ns
t _r	Turn-On Rise Time		3			ns
t _{D(off)}	Turn-Off DelayTime		21			ns
t _f	Turn-Off Fall Time		3			ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =11A, dI/dt=500A/μs	7	8.5	10	ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =11A, dI/dt=500A/μs	10	13	16	nC

A. The value of R_{θJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using ≤ 10s junction-to-ambient thermal resistance.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150° C. Ratings are based on low frequency and duty cycles to keep initial T_J=25° C.

D. The R_{θJA} is the sum of the thermal impedance from junction to lead R_{θJL} and lead to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, assuming a maximum junction temperature of T_{J(MAX)}=150° C. The SOA curve provides a single pulse rating.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)









Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






Figure 12: Normalized Maximum Transient Thermal Impedance (Note F)


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

