


## FNK N-Channel Enhancement Mode Power MOSFET

### Description


The FNK6050K uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.



Schematic diagram

### General Features

- $V_{DS} = 60V, I_D = 50A$
- $R_{DS(ON)} < 20m\Omega @ V_{GS}=10V$



TO-252-2L top view

### Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply

### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
6050K	FNK6050K	TO-252	-	-	-

### Absolute Maximum Ratings (TA=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	50	A
Drain Current-Continuous( $T_C=100^\circ C$ )	$I_D (100^\circ C)$	35	A
Pulsed Drain Current	$I_{DM}$	200	A
Maximum Power Dissipation	$P_D$	80	W
Derating factor		0.53	W/°C
Single pulse avalanche energy (Note 5)	$E_{AS}$	51	mJ

Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 To 175	°C
--	-----------------------------------	------------	----

**Thermal Characteristic**

Thermal Resistance, Junction-to-Case (Note 2)	R <sub>θJC</sub>	1.88	°C/W
---	------------------	------	------

**Electrical Characteristics (TA=25°C unless otherwise noted)**


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	V <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	60	71	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =60V, V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
<b>On Characteristics (Note 3)</b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1.2	1.8	2.5	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =20A	-	17	20	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =25V, I <sub>D</sub> =20A	24	-	-	S
<b>Dynamic Characteristics (Note 4)</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, F=1.0MHz	-	810	-	PF
Output Capacitance	C <sub>oss</sub>		-	120	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>		-	80	-	PF
<b>Switching Characteristics (Note 4)</b>						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =30V, I <sub>D</sub> =2A, R <sub>L</sub> =15Ω V <sub>GS</sub> =10V, R <sub>G</sub> =2.5Ω	-	25	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	5	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	50	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	6	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =30V, I <sub>D</sub> =50A, V <sub>GS</sub> =10V	-	30	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	10	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	5	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>s</sub> =40A	-		1.2	V
Diode Forward Current (Note 2)	I <sub>s</sub>		-	-	50	A
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25°C, IF = 40A di/dt = 100A/μs (Note 3)	-	50	-	nS
Reverse Recovery Charge	Q <sub>rr</sub>		-	100	-	nC

**Notes:**


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. EAS condition: T<sub>j</sub>=25°C, V<sub>DD</sub>=30V, V<sub>G</sub>=10V, L=0.5mH, R<sub>G</sub>=25Ω

## Test circuit


### 1) E<sub>AS</sub> test Circuits














### 2) Gate charge test Circuit:




### 3) Switch Time Test Circuit:



**Typical Electrical and Thermal Characteristics (Curves)**

**Figure 1 Output Characteristics**

**Figure 4 Rdson-JunctionTemperature**

**Figure 2 Transfer Characteristics**

**Figure 5 Gate Charge**

**Figure 3 Rdson- Drain Current**

**Figure 6 Source- Drain Diode Forward**


**Figure 7 Capacitance vs Vds**

**Figure 9  $BV_{DSS}$  vs Junction Temperature**

**Figure 8 Safe Operation Area**

**Figure 10  $V_{GS(th)}$  vs Junction Temperature**

**Figure 11 Normalized Maximum Transient Thermal Impedance**

**TO-252 Package Information**


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	2.200	2.400	0.087	0.094
A1	0.000	0.127	0.000	0.005
b	0.660	0.860	0.026	0.034
c	0.460	0.580	0.018	0.023
D	6.500	6.700	0.256	0.264
D1	5.100	5.460	0.201	0.215
D2	4.830 TYP.		0.190 TYP.	
E	6.000	6.200	0.236	0.244
e	2.186	2.386	0.086	0.094
L	9.800	10.400	0.386	0.409
L1	2.900 TYP.		0.114 TYP.	
L2	1.400	1.700	0.055	0.067
L3	1.600 TYP.		0.063 TYP.	
L4	0.600	1.000	0.024	0.039
$\phi$	1.100	1.300	0.043	0.051
$\theta$	0°	8°	0°	8°
h	0.000	0.300	0.000	0.012
V	5.350 TYP.		0.211 TYP.	

**Disclaimer:**

- FNK reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using FNK products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Silan products could cause loss of body injury or damage to property.
- FNK will supply the best possible product for customers!