

**HALOGEN** FREE

### FPC60-VB Datasheet

### N-Channel 650 V (D-S) MOSFET


PRODUCT SUMMARY				
V <sub>DS</sub> (V) at T <sub>J</sub> max.	650			
R <sub>DS(on)</sub> (Ω) at 25 °C	V <sub>GS</sub> = 10 V	0.36		
Q <sub>g</sub> max. (nC)	106			
Q <sub>gs</sub> (nC)	14			
Q <sub>gd</sub> (nC)	33			
Configuration	Single			

## **FEATURES**

- $\bullet$  Reduced  $t_{rr},\,Q_{rr},\,and\,I_{RRM}$
- Low figure-of-merit (FOM) Ron x Qg
- Low input capacitance (Ciss)
- Low switching losses due to reduced Q<sub>rr</sub>
- Ultra low gate charge (Q<sub>a</sub>)
- Avalanche energy rated (UIS)

#### **APPLICATIONS**

- Telecommunications
  - Server and telecom power supplies
- Lighting
  - High-intensity discharge (HID)
  - Fluorescent ballast lighting
- Consumer and computing
  - ATX power supplies
- Industrial
  - Welding
  - Battery chargers
- Renewable energy
  - Solar (PV inverters)
- Switch mode power supplies (SMPS)



ABSOLUTE MAXIMUM RATINGS (T <sub>C</sub> :	= 25 °C, unl	ess otherwis	se noted)		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			$V_{DS}$	650	V
Gate-Source Voltage			V <sub>GS</sub>	± 30	v
Continuous Drain Current (T <sub>J</sub> = 150 °C)	\/ at 10 \/	$T_{\rm C} = 25  ^{\circ}{\rm C}$ $T_{\rm C} = 100  ^{\circ}{\rm C}$		18	
	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 100 °C	ID	16	Α
Pulsed Drain Current <sup>a</sup>			I <sub>DM</sub>	53	
Linear Derating Factor				1.7	W/°C
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	367	mJ
Maximum Power Dissipation			P <sub>D</sub>	208	W
Operating Junction and Storage Temperature Range	Э		T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Drain-Source Voltage Slope	T <sub>J</sub> = 125 °C		d)//d+	37	V/no
Reverse Diode dV/dt <sup>d</sup>		dV/dt	31	- V/ns	
Soldering Recommendations (Peak Temperature) c	for 10 s			300	°C

- a. Repetitive rating; pulse width limited by maximum junction temperature. b.  $V_{DD}=50$  V, starting  $T_J=25$  °C, L=28.2 mH,  $R_g=25$   $\Omega$ ,  $I_{AS}=5.1$  A.
- c. 1.6 mm from case.
- d.  $I_{SD} \le I_D$ , dI/dt = 100 A/ $\mu$ s, starting  $T_J = 25$  °C.



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	62	°C/W	
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	0.5	C/VV	

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		650	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference to 25 °C, I <sub>D</sub> = 1 mA		-	0.67	-	V/°C
Gate-Source Threshold Voltage (N)	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA		2	-	4	٧
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V		-	-	± 100	nA
			V <sub>GS</sub> = ± 30 V		-	± 1	μΑ
Zaus Cata Valtana Busin Commant		$V_{DS} = 520 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = 520 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 125 \text{ °C}$		-	-	1	μА
Zero Gate Voltage Drain Current	I <sub>DSS</sub>			-	-	500	
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 11 A	-	0.36	-	Ω
Forward Transconductance	9 <sub>fs</sub>	V <sub>DS</sub> = 30 V, I <sub>D</sub> = 11 A		-	7.0	-	S
Dynamic							•
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 100 V, f = 1 MHz		-	2322	-	pF
Output Capacitance	C <sub>oss</sub>			-	105	-	
Reverse Transfer Capacitance	C <sub>rss</sub>			-	4	-	
Effective Output Capacitance, Energy Related <sup>a</sup>	C <sub>o(er)</sub>	- V <sub>DS</sub> = 0 V to 520 V, V <sub>GS</sub> = 0 V		-	84	-	
Effective Output Capacitance, Time Related <sup>b</sup>	C <sub>o(tr)</sub>			-	293	-	
Total Gate Charge	Qg			-	71	106	
Gate-Source Charge	Q <sub>gs</sub>	$V_{GS} = 10 \text{ V}$ $I_D = 11 \text{ A}, V_{DS} = 520 \text{ V}$	-	14	-	nC	
Gate-Drain Charge	$Q_{gd}$				33		-
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DD} = 520 \text{ V}, I_{D} = 11 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{g} = 9.1 \Omega$		=.	22	44	ns
Rise Time	t <sub>r</sub>			-	34	68	
Turn-Off Delay Time	t <sub>d(off)</sub>			-	68	102	
Fall Time	t <sub>f</sub>				42	84	
Gate Input Resistance	R <sub>g</sub>	f = 1 MHz, open drain		-	0.78	_	Ω
<b>Drain-Source Body Diode Characteristic</b>	S						
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	21	
Pulsed Diode Forward Current	I <sub>SM</sub>			-	-	53	A
Diode Forward Voltage	V <sub>SD</sub>	$T_J = 25  ^{\circ}\text{C},  I_S = 11  \text{A},  V_{GS} = 0  \text{V}$		-	0.9	1.2	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = 25 \text{ °C}, I_F = I_S = 11 \text{ A},$ $dI/dt = 100 \text{ A/µs}, V_R = 25 \text{ V}$		-	160	-	ns
Reverse Recovery Charge	Q <sub>rr</sub>			-	1.2	-	μC
Reverse Recovery Current	I <sub>RRM</sub>			-	14	_	A

#### Notes

2

- a.  $C_{oss(er)}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ . b.  $C_{oss(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ .



#### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 -  $C_{\text{oss}}$  and  $E_{\text{oss}}$  vs.  $V_{\text{DS}}$ 






Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area

4




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11 - Temperature vs. Drain-to-Source Voltage






Fig. 12 - Normalized Thermal Transient Impedance, Junction-to-Case




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform





Fig. 18 - Gate Charge Test Circuit



#### Peak Diode Recovery dV/dt Test Circuit






Fig. 19 - For N-Channel



# **Disclaimer**

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

### **Material Category Policy**

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be RoHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.