

# **PRELIMINARY**


# FPD10000V

10W Power PHEMT FOR WIMAX Power AMPLIFIERS

## • PERFORMANCE (3.5 GHz)

(802.16-2004 WiMAX Modulation)

- ♦ 30 dBm Output Power, < 2.5% EVM
- 9.5 dB Power Gain
- ◆ Class AB Efficiency 10% (10V / 1A I<sub>DO</sub>)
- ◆ Class B Efficiency 18% (8V / 300 mA I<sub>DO</sub>)
- ♦ 39 dBm CW Output Power
- ♦ > 48 dBm 3<sup>rd</sup> Order Intercept Point
- ♦ Plated Source Vias No Source wirebonds needed
- ◆ 2.5 and 3.5 GHz Evaluation boards available (packaged device)



## DESCRIPTION AND APPLICATIONS

The FPD10000V is a discrete depletion mode AlGaAs/InGaAs pseudomorphic High Electron Mobility Transistor (pHEMT), optimized for WiMAX (WMAN) IEEE 802.16 power amplifiers. The device can be biased from Class C ( $I_{DQ} < 200$  mA), to Class A ( $I_{DQ} = 1.0 - 1.5$  A) to deliver optimal linear power over the desired output power range. The FPD10000V is also available in packaged form.

#### ELECTRICAL SPECIFICATIONS AT 22°C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units			
RF SPECIFICATIONS MEASURED AT $f = 3.5$ GHz									
Power at 1dB Gain Compression	$P_{1dB}$	$V_{DS} = 10V; I_{DQ} = 1.0 A$		39.5		dBm			
CW Single Tone		$\Gamma_{S}$ and $\Gamma_{L}$ tuned for Optimum IP3							
Power Gain at dB Gain Compression	$G_{1dB}$	$V_{DS} = 10V; I_{DQ} = 1.0 A$		9.5		dB			
CW Single Tone		Class AB Mode							
Channel Power with 802.16-2004	$P_{CH}$	Class AB Mode	31.0	31.5		dBm			
2.5% max. EVM		$V_{DS} = 10 \text{ V}; I_{DQ} = 1.0 \text{ A}$							
Channel Power with 802.16-2004	$P_{CH}$	Class B Mode	29.5	30		dBm			
2.5% max. EVM		$V_{DS} = 8 \text{ V}; I_{DQ} = 350 \text{ mA typ}.$							
Power-Added Efficiency	Eff	Class AB Mode		10		%			
802.16-2004 modulation		Class B Mode		20					
Saturated Drain-Source Current	$I_{DSS}$	$V_{DS} = 1.3 \text{ V}; V_{GS} = 0 \text{ V}$		5.2		A			
Gate-Source Leakage Current	$I_{GSO}$	$V_{GS} = -3 \text{ V}$		3		mA			
Pinch-Off Voltage	$ V_P $	$V_{DS} = 1.3 \text{ V}; I_{DS} = 19 \text{ mA}$		1.1		V			
Gate-Drain Breakdown Voltage	$ V_{BDGD} $	$I_{GD} = 19 \text{ mA}$	30	35		V			
Thermal Resistivity	$\Theta_{\mathrm{CC}}$	See Note on following page		3.5		°C/W			

Phone: +1 408 850-5790 http://www.filtronic.co.uk/semis Revised: 8/5/05

Fax: +1 408 850-5766 Email: sqles@filesi.com





#### RECOMMENDED OPERATING BIAS CONDITIONS

Drain-Source Voltage: From 6V to 12V

Quiescent Current: From 200mA (Class B) to 1.5A (Class A)

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Parameter	Symbol	<b>Test Conditions</b>	Min	Max	Units
Drain-Source Voltage	$V_{DS}$	$-3V < V_{GS} < +0V$		15	V
Gate-Source Voltage	V <sub>GS</sub>	$0V < V_{DS} < +8V$		-3	V
Drain-Source Current	$I_{DS}$	For $V_{DS} > 2V$		$0.5I_{DSS}$	mA
Gate Current	$I_G$	Forward or reverse current		+60/-15	mA
RF Input Power <sup>2</sup>	$P_{IN}$	Under any acceptable bias state		2.25	W
Channel Operating Temperature	$T_{CH}$	Under any acceptable bias state		175	°C
Storage Temperature	$T_{STG}$	Non-Operating Storage	-40	150	°C
Total Power Dissipation	$P_{TOT}$	See De-Rating Note below		40	W
Gain Compression	Comp.	Under any bias conditions		5	dB
Simultaneous Combination of Limits <sup>3</sup>		2 or more Max. Limits		80	%

 $<sup>^{1}</sup>$ T<sub>Ambient</sub> = 22°C unless otherwise noted  $^{2}$ Max. RF Input Limit must be further limited if input VSWR > 2.5:1

#### Notes:

- Operating conditions that exceed the Absolute Maximum Ratings could result in permanent damage to the device.
- Thermal Resitivity specification assumes a Au/Sn eutectic die attach onto a Au-plated copper heatsink or rib.
- Power Dissipation defined as:  $P_{TOT} = (P_{DC} + P_{IN}) P_{OUT}$ , where

P<sub>DC</sub>: DC Bias Power P<sub>IN</sub>: RF Input Power P<sub>OUT</sub>: RF Output Power

Absolute Maximum Power Dissipation to be de-rated as follows above 22°C:

 $P_{TOT} = 40W - (0.29W)^{\circ}C) \times T_{HS}$ 

where  $T_{HS}$  = heatsink or ambient temperature above 22°C

Example: For a 85°C heatsink temperature:  $P_{TOT} = 40W - (0.29 \text{ x } (85 - 22)) = 21.7W$ 

#### HANDLING PRECAUTIONS

To avoid damage to the devices care should be exercised during handling. Proper Electrostatic Discharge (ESD) precautions should be observed at all stages of storage, handling, assembly, and testing. This product has be tested to Class 1A (> 250V but < 500V) using JESD22 A114, Human Body Model, and to Class A, (< 200V) using JESD22 A115, Machine Model..

#### ASSEMBLY INSTRUCTIONS

The recommended die attach is gold/tin eutectic solder under a nitrogen atmosphere. Stage temperature should be 280-290°C; maximum time at temperature is one minute. The recommended wire bond method is thermo-compression wedge bonding with 1.0 mil (0.025 mm) gold wire. Stage temperature should be 250-260°C.

Phone: +1 408 850-5790 http://www.filtronic.co.uk/semis Revised: 8/5/05

Fax: +1 408 850-5766 Email: sales@filcsi.com

<sup>&</sup>lt;sup>3</sup>Users should avoid exceeding 80% of 2 or more Limits simultaneously




### APPLICATIONS NOTES & DESIGN DATA

Recommendations on matching circuits is available from your local Filtronic Sales Representative or directly from the factory. User must ensure that proper bias sequencing is observed: Gate bias must be applied before Drain bias, and during power-down the Drain bias must be removed first.

## BONDING / ASSEMBLY DIAGRAM Notes:

- > 25 μm (0.001 in.) gold wire is recommended. No Source wire bonds are needed, device features Source thru-vias. 16 bonds each side, Gate and Drain.
- ➤ User must ensure that the die attach material is uniform and free of voiding underneath the die to ensure proper thermal heatsinking. A useful guideline is a 0.001 0.002 in. (0.025 0.050 mm) fillet of die attach material all around the periphery of the die.



All information and specifications are subject to change without notice.