

## Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling (RSDS<sup>™</sup>) Outputs

### **General Description**


System Diagram

The FPD87346BXA is a timing controller that combines an LVDS single pixel input interface with National's Reduced Swing Differential Signaling (RSDS<sup>™</sup>) output driver interface for (SVGA) XGA and Wide XGA resolutions. It resides on the TFT-LCD panel and provides the data buffering and control signal generation for (SVGA) XGA, and Wide XGA graphic modes. The RSDS<sup>™</sup> path to the column driver contributes toward lowering radiated EMI and reducing system dynamic power consumption.

This single RSDS<sup>™</sup> bus conveys the 8-bit color data for (SV-GA) XGA, and Wide XGA panels at 170 Mb/s when using VESA 60 Hz standard timing.

### **Features**


- Reduced Swing Differential Signalling (RSDS<sup>™</sup>) digital bus reduces dynamic power, EMI and bus width from the timing controller
- LVDS single pixel input interface system
- Input clock range from 40 MHz to 85 MHz
- Drives RSDS<sup>™</sup> Column Drivers at 170 Mb/s with an 85 MHz clock (Max.)
- Virtual 8 bit color depth in FRC/Dithering mode
- Single narrow 9-bit differential Source Driver bus minimizes width of Source PCB
- Ability to drive (SVGA) XGA and Wide XGA TFT-LCD Systems
- Failure detect function in DE mode (Bonding Option)
- CMOS circuitry operates from a 3.0V–3.6V supply



#### FIGURE 1. Block Diagram of the LCD Module

RSDS<sup>™</sup> is a trademark of National Semiconductor Corporation

## **Block Diagram**



## **Functional Description**

#### FPD-LINK RECEIVER

The FPD87346BXA is TFT-LCD Timing Controller (TCON) that is based on National Semiconductor's Embedded Logic Array family of TCON devices. The logic architecture is implemented using standard and default timing controller functionality based on an Embedded Gate Array. In it's standard configuration the Gate Driver Control, Column Driver Control signals, and Logic Functions of the device are preset. Customization of control signal timing and other logic functions of the device are reconfigurable through customer supplied Verilog/RTL Code or User-defined specifications. The combination of Embedded Logic Array and National Semiconductor's world class Mixed-signal Analog functional blocks such as LVDS and RSDS™ provides a flexible platform to meet the needs of TFT-LCD Manufacturers.

#### SPREAD SPECTRUM SUPPORT

The FPD-Link receiver supports graphics controllers with Spread Spectrum interfaces for reducing EMI. The Spread Spectrum methods supported are center and down spread. A maximum of deviation of  $\pm 2\%$  center spread or -4% down spread is supported at a frequency modulation of 100 kHz maximum.

#### 8-6 BIT TRANSLATOR

8-bit data is reduced to a 6-bit data path via a time multiplexed dithering technique or simple truncation of the LSBs. This function is enabled via the input control pins.

#### DATAPATH BLOCK AND RSDS™ TRANSMITTER

6(8)-bit video data (RGB) is input to the Datapath Block supports up to an 85 MHz pixel rate. The data is delayed to align the Column Driver Start Pulse with the Column Driver data. The data bus (RSR[2:0]P/N, RSG[2:0]P/N, RSB[2:0]P/N) outputs at a 170 MHz rate on 9 differential output channels. The clock is output on the RSCKP/N differential pair. The RSDS Column Drivers latch data on both positive and negative edges of the clock. The RSDS™ output setup/hold timings are also adjustable through the RSDS[2:0] input pins.

#### TIMING CONTROL FUNCTION

The Timing Controller Functional Block generates all the necessary control signals to the Column Driver (TP, STH, and REV) and Gate Drivers (STV, CPV, and OE) to interface with a TFT-LCD panel.

#### **RSDS OUTPUT VOLTAGE CONTROL**

The RSDS<sup>™</sup> output voltage swing is controlled through an external load resistor connected to the R<sub>Pl</sub> pin. The RSDS<sup>™</sup> output signal levels can be adjusted to suit the particular application. This is dependent on overall LCD module design characteristics such as trace impedance, termination, etc. The RSDS<sup>™</sup> output voltage is inversely related to the R<sub>Pl</sub> value. Lower R<sub>Pl</sub> values will increase the RSDS<sup>™</sup> output voltage swing and consequently overall power consumption will also increase.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>DD</sub> )	-0.3V to +4.0V
DC TTL Input Voltage (V <sub>IN</sub> )	–0.3V to (V <sub>DD</sub> + 0.3V)
DC Output Voltage (V <sub>OUT</sub> )	–0.3V to (V <sub>DD</sub> + 0.3V)
Junction Temperature	+150°C
Storage Temperature Range (T <sub>STG</sub> )	–65°C to +150°C
Lead Temperature (T <sub>L</sub> ) (Soldering 10 sec.)	260°C
ESD Rating:	
$(C_{ZAP} = 120 \text{ pF}, R_{ZAP} = 1500\Omega)$	MM = 200V, HBM = 2000V

## **Operating Conditions**


	Min	Max	Units		
Supply Voltage (V <sub>DD</sub> )	3.0	3.6	V		
Operating Temp Range (T <sub>A</sub> )	0	70	°C		
Supply Noise Voltage (V <sub>DD</sub> )		200	$mV_{PP}$		
Spread Spectrum Support, LVE	DS				
Spreading Range ± 2.0 %					
Modulation Rate		100	kHz		
Operating Frequency (f)	40	85	MHz		


# TTL DC ELECTRICAL CHARACTERISTICS

**DC Electrical Characteristics**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = 3.3V \pm 0.3V$ ,  $I_{PI} = 100 \ \mu$ A (Unless otherwise specified).

Symbol	Parameter	Conditio	ons	Min	Тур	Max	Units
V <sub>OH</sub>	Minimum High Level Output Voltage	STV, CPV, OE	I <sub>OH</sub> = -6 mA				
		TP, REV	I <sub>OH</sub> = -8 mA	2.4			v
		STH	1 <sub>0H</sub> = -24 mA				
V <sub>OL</sub>	Maximum Low Level Output Voltage	STV, CPV, OE	$I_{OL} = +6 \text{ mA}$				
		TP, REV	$I_{OL} = +8 \text{ mA}$			0.4	v
		STH	I <sub>OL</sub> = +24 mA				
V <sub>IH</sub>	Minimum High Level Input Voltage			2.0			V
V <sub>IL</sub>	Maximum Low Level Input Voltage					0.8	V
I <sub>IN</sub>	Input Current	$V_{\rm IN} = V_{\rm DD},  {\rm GND}$		-10		+10	μA
I <sub>DD</sub>	Average Supply Current	f = 85 MHz					
		$V_{DD} = 3.6V, C_{L(TTL)} =$	15 pF,				
		I <sub>PI</sub> = 100 μA (Typicall	y PI pin				
		connected to 13 kΩ t	o ground)		05	150	
		$R_{L(RSDS)} = 100\Omega$ and			85	150	mA
		$C_{L(RSDS)} = 5 \text{ pF}$					
		(jig & test fixture capa	acitance),				
		See Figure 3 for inpu					

Note 1: "Absolute Maximum Rating" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.





5

# **AC Electrical Characteristics** $T_A = 0^{\circ}C$ to 70°C, $V_{DD} = 3.3V \pm 0.3V$ , $I_{PI} = 100 \ \mu A$ (Unless otherwise specified).


Symbol	Parameter	Conditions	Min	Max	Units
RSCLKOUTDLY	FPD-Link Receiver Phase Lock Loop Wake-up Time	Figure 9		10	ms
RSKM	RxIN Skew Margin ( <i>Note 4</i> ) and ( <i>Figure 7</i> )	f = 85 MHz, V <sub>DD</sub> = 3.3V	220		ps

Note 4: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs.

This margin takes into account transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window: RSPOS). This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type and length of cable, and source clock (FPD-Link Transmitter TxCLK IN) jitter (less than 190 ps). The specified RSKM minimum assumes a TPPOS max of 200 ps.

RSKM = cable skew (type, length) + source clock jitter (cycle to cycle) + remaining margin for data sampling (≥0)

This parameter is guaranteed by design. The limits are based on statistical analysis of the device performance over PVT (Process, Voltage, Temperature) range.



#### Acronyms:

- RSKM Receiver Skew Margin
- TPPOS Transmitter Pulse Position
- RSPOS Receiver Strobe Position
- SW Strobe Width


#### Definitions:

SW Setup and Hold Time (Internal data sampling window) RSKM = Cable Skew (type, length) + Source Clock Jitter (cycle to cycle) + Remaining margin for data sampling (≥0)

Cable Skew Typically 10 ps - 40 ps per foot.

20101605

#### FIGURE 7. FPD 87346BXA (FPD-Link Receiver) Input Skew Margin



Note 5: R/G/B[7]s are MSBs and R/G/B/[0]s are LSBs






FIGURE 9. FPD87346BXA (FPD-Link Receiver) Phase Lock Loop Wake-up Time


Symbol	Parameter	Conditions	Min	Тур	Max	Units
TO1	TTL Output Rising from RSCLK Rising	$C_{L(TTL)} = 15 \text{ pF}, \text{ R}_{T} = 100\Omega, C_{L(RSDS)}$ = 5 pF, I <sub>PI</sub> = 100 $\mu$ A, f = 85 MHz	0.0		11.25	ns
TO2	TTL Output Falling from RSCK Rising	$C_{L(TTL)} = 15 \text{ pF}, \text{ R}_{T} = 100\Omega, C_{L(RSDS)}$ = 5 pF, I <sub>PI</sub> = 100 µA, f = 85 MHz	0.0		11.25	ns
RCHP	RSDS Clock (RSCK) High Period	$\begin{split} \textbf{R}_{\text{T}} &= 100\Omega, \ \textbf{C}_{\text{L(RSDS)}} = 5 \ \textbf{pF}, \\ \textbf{I}_{\text{PI}} &= 100 \ \mu\text{A}, \ \textbf{f} = 85 \ \text{MHz} \end{split}$		5.7		ns
RCLP		$\begin{split} \textbf{R}_{\text{T}} &= 100\Omega, \ \textbf{C}_{\text{L(RSDS)}} = 5 \ \textbf{pF}, \\ \textbf{I}_{\text{PI}} &= 100 \ \mu\text{A}, \ \textbf{f} = 85 \ \text{MHz} \end{split}$		5.8		ns
RSTU	RS(R,G,B) Setup to Falling or Rising Edge of RSCK	$R_T = 100\Omega$ , $C_{L(RSDS)} = 5 \text{ pF}$ , $I_{PI} = 100 \ \mu\text{A}$ , f = 85 MHz, RSDS[2:0] = [000]		3.2		ns
RHLD	RS(R,G,B) Hold from Falling or Rising Edge of RSCK	$R_T = 100\Omega$ , $C_{L(RSDS)} = 5 \text{ pF}$ , $I_{PI} = 100 \mu A$ , f = 85 MHz, RSDS[2:0] = [000]		1.8		ns
SPSTU	STH Rising to RSCK Falling	$\begin{split} R_T &= 100\Omega, \ C_{L(RSDS)} = 5 \ pF, \\ I_{PI} &= 100 \ \mu\text{A}, \ f = 85 \ \text{MHz} \end{split}$	5.0			ns
SPHLD	STH Falling to RSCK Falling	$R_{T}$ = 100Ω, $C_{L(RSDS)}$ = 5 pF, $I_{PI}$ = 100 µA, f = 85 MHz	4.0			ns


#### TABLE 1.

Typical Simulation Results of RSDS Skew Control Values\* ( $V_{DD}$  = 3.3V;  $R_T$  = 100ohms;  $I_{PI}$  = 100 µA; 25°C)

DCDC[0.0]	f = 65	5 MHz	f = 85	5 MHz	11
RSDS[2:0]	RSTU	RHLD	RSTU	RHLD	Unit
000	5.03	1.83	3.23	1.83	
001	5.26	<b>1.</b> 31	3.75	1.31	
010	6.03	0.83	4.23	0.83	ns
011	6.53	0.33	4.73	0.33	
100	3.01	3.77	1.21	3.77	
101	3.49	3.33	1.69	3.33	
110	4.00	2.86	2.20	2.86	ns
111	4.50	2.36	2.70	2.36	


\*The skew control value in the table are only sampling values of a specific condition and is not a parametric value. Typical values on this table are measured under Static and Steady state conditions which may not be reflective of its performance in the end application.





#### FPD87346BXA Failure Detect (Internal Bonding Option)

This function is valid in DE mode. As shown in *Figure 12*, invalid external DE pulse will not affect the internal operation during failure zone.



## Input Signal Timing


Signal	Item	Symbol		SVGA (800 x 600)	XGA (1024 x 768)	WXGA I (1280 x 768)	WXGA II (1280 x 800)	Unit
Clock Frequency	1/Tclk	f	typ	40	65	82	69	MHz
			min	620	772	772	804	
	Total	Tv	typ	628	806	806	816	
V <del></del>			max	664	850	850	900	-
Vertical Timing			min	-	_	_	-	Th
	Active	ve Tvact	typ	600	768	768	800	
			max	-	_	_	-	
			min	1050	1050	1320	1320	
	Total	Th	typ	1056	1344	1688	1408	
Horizontal Timing			max	1056	1800	2000	2000	<b>-</b>
			min	-	-	-	-	Tclk
	Active	Thact	typ	800	1024	1280	1280	
			max	-	-	_	-	

## **Output Timing—TTL**

	t Timing—TTL Enable) Mode Only		isplay Mode V	WIDE(0/1) (Pir	n 57)
Parameter	Comments	SVGA (WIDE=0)	XGA (WIDE=0)	WXGA (WIDE=1)	Remarks/ Unit
t1	STH Rising to Active Data	2	2	2	RxCLKP/N
t2	High Duration of STH	1	1	1	RxCLKP/N
t3	STH Rising to TP	1031	1031	1285	RxCLKP/N
t4	High Duration of TP	8	8	10	RxCLKP/N
t5	STH Rising to OE	904	904	1147	RxCLKP/N
t6	High Duration of OE	159	159	180	RxCLKP/N
t7	STH Rising to CPV	1031	1031	1283	RxCLKP/N
t8	High Duration of CPV	684	684	724	RxCLKP/N
t9	STH Rising to STV	368	368	565	RxCLKP/N
t10	High Duration of STV	1	1	1	H Line (Note 6)
t11	STH Rising to REV (1HRVS)	390	390	567	RxCLKP/N
t12	High/Low Duration of REV (1HRVS)	1	1	1	H Line (Note 6)
t13	STH Rising to REV (2HRVS)	371	371	567	RxCLKP/N
t14	High/Low Duration of REV (2HRVS)	2	2	2	H Line (Note 6)

Note 6: H Line: Hsync Cycle

$DE \int_{(embedded in LVDS RxIN)}^{595} N(H Line) = N: 600 (SVGA) \\ 1 2 3 4 5 6 \dots 595 N \\ 800 (WXGA) \\ 1 2 3 4 5 6 \dots 595 (S) \\ 1 2 3 4 5 0 \dots 595 (S) \\ 1 2 3 4 5 0 \dots 595 (S) \\ 1 2 3 4 5 0 \dots 595 (S) \\ 1 2 3 4 5 0 \dots 595 (S) \\ 1 2 3 4 5 0 \dots 595 (S) \\ 1 2 3 4 5 0 \dots 595 (S) \\ 1 2 3 4 5 0 \dots 595 (S) \\ 1 2 3 4 0 $
CLKP/N (RSDS)
RGBP/N KSDS)
STH
REV (2HRVS)
20101613 FIGURE 13. FPD87346BXA TTL Output Timing Diagram



#### TABLE 2.

#### ROn (Sn) Configuration

(T<sub>A</sub> = 25°C; XGA: RxCLKP/N = 65 MHz; WXGA: RxCLKP/N = 85 MHz)

RO2 (S2)	RO1 (S1)	DOG		0	E		ТР	
		RO0 (S0)	REV	XGA (Front)	WXGA (Back)	XGA	WXGA	Unit
0	0	0	1HRVS			0.12	0.12	
0	0	1	2HRVS	2.4	2.1	0.12	0.12	1
0	1	0	2HRVS			0.25	0.50	
0	1	1	1HRVS			0.12	0.12	1
1	0	0	2HRVS	2.9	2.6	0.12	0.12	μs
1	0	1	2HRVS	1		0.25	0.50	1
1	1	0	1HRVS	2.4	0.1	0.25	0.50	1
1	1	1	2HRVS	3.4	3.1	0.25	0.50	1





FIGURE 15. FPD87346BXA ROn (Sn) Configuration Timing Diagrams

## **Pin Connection**



## **Pin Description**

### System Interface

Symbol	Pin	Туре	Function	
RxIN[0]P/N	3, 4	LVDSI	FPD-Link Data Differential Pair 0 Input	
RxIN[1]P/N	5, 6	LVDSI	FPD-Link Data Differential Pair 1 Input	
RxIN[2]P/N	7, 8	LVDSI	FPD-Link Data Differential Pair 2 Input	
RxIN[3]P/N	11, 12	LVDSI	FPD-Link Data Differential Pair 3 Input	
RxCLKP/N	9, 10	LVDSI	PFD-Link Clock Differential Pair Input	
Sub-Total	10			
Pin Count				

#### **Column Driver Interface**

Symbol	Pin	Туре	Function
R[2:0]P/N	26–31	RSO	Red Reduced Swing Differential Outputs to Column Drivers
G[2:0]P/N	36–41	RSO	Green Reduced Swing Differential Outputs to Column Drivers
B[2:0]P/N	42–47	RSO	Blue Reduced Swing Differential Outputs to Column Drivers
CLKP/N	34, 35	RSO	Clock Reduced Swing Differential Outputs to Column Drivers
ТР	50	TO, 8mA	Line Latch Signal Output to Column Drivers
STH	52	TO, 24mA	Horizontal Start Signal Output to Column Drivers
REV	51	TO, 8mA	Alternative Signal Output for each 1 or 2 Horizontal Line to Column Drivers and LC Control
Sub-Total Pin Count	23		

#### **Row Driver Interface**

Symbol	Pin	Туре	Function
STV	53		Row Driver Start Pulse
CPV	54	TO, 6mA	Row Driver Shift Clock
OE	55	TO, 6mA Control TFT Gate Pulse Width to Row Drivers	
Sub-Total Pin Count	3		
Control Pins			

#### **Control Pins**

Control Fills				
Symbol	Pin	Туре	Function	
FRC	56		Data Dithering Option:	
			0: 8-Bit Input, Dithering (FRC)	
			1: 6-Bit Input, Non Dithering (No FRC)	
RSDS[2:0]	20–22		RSDS Skew/Timing Control (See Table 1)	
WIDE	57		0: SVGA (800 x 600)	
			0: XGA (1024 x 768)	
			1: WXGA (1280 x 768/800)	
RO[2:0]	60–62	I	Alternate each 1 Horizontal/2 Horizontal on REV with OE Timing	
			(See Table 2 and Figure 15)	
RES	59	I	Reserved pin, tie to high (V <sub>DD</sub> )	
TEST 23 I 0: Normal Operation		0: Normal Operation		
			1: Test Mode	
Sub-Total	-Total 10			
Pin Count				


∢
×
m
9
4
က
<u>&gt;</u>
œ
血
Ц.,

Symbol	Pin	Туре	Function	
V <sub>DD</sub>	17	Р	Digital Power for Logic Core and LVDS Deserializer	
V <sub>SS</sub>	63	G	Digital Ground for Logic Core and LVDS Deserializer	
V <sub>DDIO</sub>	18, 32, 48, 49	Р	Digital I/O Power and RSDS Outputs	
V <sub>SSIO</sub>	16, 25, 33, 64	G	Digital I/O Ground and RSDS Outputs	
V <sub>DDA</sub>	1	Р	Power for LVDS PLL and Analog Bandgap	
V <sub>DDD</sub>	2	Р	Digital Power for LVDS Input Buffer	
V <sub>SSD</sub>	13	G	Digital Ground for LVDS Input Buffer	
V <sub>SSP</sub>	15	G	Ground for LVDS PLL and Analog Bandgap	
V <sub>SSA</sub>	14	G	Ground for LVDS PLL and Analog Bandgap	
Sub-Total	15			
Pin Count				
Other				
Symbol	Pin	Туре	Function	
PI	24	Ι	Reference for Reduced Swing Differential Outputs	
RSTZ	19	I	System Reset; Active Low	
NC	58	I	No Connect	
Sub-Total Pin Count	3			
Total Pin Count	64		System Interface = 10 Column Driver = 23 Row Driver = 3 Control Pins = 10 Power Supply = 15 Other = 3	

Donaling Options (D/O)				
Symbol	Pin	Туре		Function
FAIL_ON	B/O	PD	Failure Detect Function ON/OFFLow : OFF (Default) High : ON	

# Pin Types

T	-Input (LVTTL-Compatible)	
ТО	-TTL Output (LVTTL-Compatible)	
LVDSI	-Low Voltage Differential Signal Input	
RSO	-Reduced Swing Differential Output	
Р	-Power	
G	-Ground	
B/O	-Bonding Option	
PD	-Internal Pull-Down	
PU	-Internal Pull-Up	



# **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS, PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS. NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



FPD87346BXA Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling (RSDS<sup>TM</sup>) Outputs

National Semiconductor Americas Technical Support Center Email: support@nsc.com ww.national.com Tel: 1-800-272-9959

National Semiconductor Europe **Technical Support Center** Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan **Technical Support Center** Email: ipn.feedback@nsc.com

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
		u Hama Dawa	a O a Al a a m

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated