



FQP10N60-FQPF10N60

600V, 10A N-Channel MOSFET

General Description

The FQP10N60 & FQPF10N60 are fabricated using an advanced high voltage MOSFET process that is designed to deliver high levels of performance and robustness in popular AC-DC applications. By providing low $R_{DS(on)}$, C_{iss} and C_{rss} along with guaranteed avalanche capability these parts can be adopted quickly into new and existing offline power supply designs.

Product Summary


$V_{DS} @ T_{j,max}$	700V
I_{DM}	40A
$R_{DS(ON),max}$	< 0.7Ω
$Q_{g,typ}$	23nC
$E_{oss} @ 400V$	3.4μJ

100% UIS Tested
100% R_g Tested





Top View

TO-220



TO-220F



Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	FQP10N60	FQB10N60	FQPF10N60	Units
Drain-Source Voltage	V_{DS}	600			V
Gate-Source Voltage	V_{GS}	± 30			V
Continuous Drain Current	$T_c=25^\circ\text{C}$ $T_c=100^\circ\text{C}$	I_D	10	10*	A
			6.6	6.6*	
Pulsed Drain Current ^C	I_{DM}		40		
Avalanche Current ^{C,J}	I_{AR}		10		A
Repetitive avalanche energy ^{C,J}	E_{AR}		50		mJ
Single pulsed avalanche energy ^G	E_{AS}		480		mJ
MOSFET dv/dt ruggedness	dv/dt		50		V/ns
Peak diode recovery dv/dt			5		
Power Dissipation ^B	$T_c=25^\circ\text{C}$ Derate above 25°C	P_D	208	43	W
			1.7	0.34	W/ $^\circ\text{C}$
Junction and Storage Temperature Range	T_J, T_{STG}		-55 to 150		$^\circ\text{C}$
Maximum lead temperature for soldering purpose, 1/8" from case for 5 seconds	T_L		300		$^\circ\text{C}$
Thermal Characteristics					
Parameter	Symbol	FQP10N60	FQB10N60	FQPF10N60	Units
Maximum Junction-to-Ambient ^{A,D}	$R_{\theta JA}$	65	65	65	$^\circ\text{C}/\text{W}$
Maximum Case-to-sink ^A	$R_{\theta CS}$	0.5	--	--	$^\circ\text{C}/\text{W}$
Maximum Junction-to-Case	$R_{\theta JC}$	0.6	2.9	3.9	$^\circ\text{C}/\text{W}$

* Drain current limited by maximum junction temperature.

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}, T_J=25^\circ\text{C}$	600			V
		$I_D=250\mu\text{A}, V_{GS}=0\text{V}, T_J=150^\circ\text{C}$		700		
$BV_{DSS}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$		0.55		$\text{V}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=600\text{V}, V_{GS}=0\text{V}$			1	μA
		$V_{DS}=480\text{V}, T_J=125^\circ\text{C}$			10	
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 30\text{V}$			± 100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=5\text{V}, I_D=250\mu\text{A}$	3	4	5	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=5\text{A}$		0.6	0.7	Ω
g_{FS}	Forward Transconductance	$V_{DS}=40\text{V}, I_D=5\text{A}$		9		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.74	1	V
I_S	Maximum Body-Diode Continuous Current				10	A
I_{SM}	Maximum Body-Diode Pulsed Current ^C				40	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=100\text{V}, f=1\text{MHz}$		1346		pF
C_{oss}	Output Capacitance			54		pF
$C_{o(er)}$	Effective output capacitance, energy related ^H	$V_{GS}=0\text{V}, V_{DS}=0 \text{ to } 480\text{V}, f=1\text{MHz}$		40		pF
$C_{o(tr)}$	Effective output capacitance, time related ^I			72		pF
C_{rss}	Reverse Transfer Capacitance	$V_{GS}=0\text{V}, V_{DS}=100\text{V}, f=1\text{MHz}$		10		pF
R_g	Gate resistance	$f=1\text{MHz}$		3.8		Ω
SWITCHING PARAMETERS						
Q_g	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=480\text{V}, I_D=10\text{A}$		23	35	nC
Q_{gs}	Gate Source Charge			6.9		nC
Q_{gd}	Gate Drain Charge			6.7		nC
$t_{D(on)}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=300\text{V}, I_D=10\text{A}, R_G=25\Omega$		37		ns
t_r	Turn-On Rise Time			60		ns
$t_{D(off)}$	Turn-Off DelayTime			53		ns
t_f	Turn-Off Fall Time			35		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=10\text{A}, dI/dt=100\text{A}/\mu\text{s}, V_{DS}=100\text{V}$		477		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=10\text{A}, dI/dt=100\text{A}/\mu\text{s}, V_{DS}=100\text{V}$		6.7		μC

- A. The value of R_{JJA} is measured with the device in a still air environment with $T_A=25^\circ\text{C}$.
- B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{C}$.
- D. The R_{JJA} is the sum of the thermal impedance from junction to case R_{JJC} and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using $<300\mu\text{s}$ pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.
- G. $L=60\text{mH}, I_{AS}=4\text{A}, V_{DD}=150\text{V}, R_G=25\Omega$, Starting $T_J=25^\circ\text{C}$.
- H. $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}$.
- I. $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}$.
- J. $L=1.0\text{mH}, V_{DD}=150\text{V}, R_G=25\Omega$, Starting $T_J=25^\circ\text{C}$.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: Break Down vs. Junction Temperature




Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Coss stored Energy




Figure 10: Current De-rating (Note B)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 11: Maximum Forward Biased Safe Operating Area for AOT10T60 (Note F)




Figure 12: Maximum Forward Biased Safe Operating Area for AOTF10T60 (Note F)




Figure 13: Maximum Forward Biased Safe Operating Area for AOTF10T60L (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 14: Normalized Maximum Transient Thermal Impedance for AOT10T60 (Note F)




Figure 15: Normalized Maximum Transient Thermal Impedance for AOTF10T60 (Note F)






Figure 16: Normalized Maximum Transient Thermal Impedance for AOTF10T60L (Note F)


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

