



# FQP12N50/FQPF12N50

500V, 12A N-Channel MOSFET


## General Description

The FQP12N50 & FQPF12N50 have been fabricated using an advanced high voltage MOSFET process that is designed to deliver high levels of performance and robustness in popular AC-DC applications. By providing low  $R_{DS(on)}$ ,  $C_{iss}$  and  $C_{rss}$  along with guaranteed avalanche capability these parts can be adopted quickly into new and existing offline power supply designs.

## Product Summary

$V_{DS}$  600V@150°C  
 $I_D$  (at  $V_{GS}=10V$ ) 12A  
 $R_{DS(ON)}$  (at  $V_{GS}=10V$ )  $< 0.52\Omega$

100% UIS Tested  
100%  $R_g$  Tested



## Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	FQP12N50/FQB12N50	FQPF12N50	Units
Drain-Source Voltage	$V_{DS}$	500		V
Gate-Source Voltage	$V_{GS}$	$\pm 30$		V
Continuous Drain Current <small><math>T_C=25^\circ C</math></small>	$I_D$	12	12*	A
		8.4	8.4*	
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	48		
Avalanche Current <sup>C</sup>	$I_{AR}$	5.5		A
Repetitive avalanche energy <sup>C</sup>	$E_{AR}$	454		mJ
Single pulsed avalanche energy <sup>G</sup>	$E_{AS}$	908		mJ
MOSFET dv/dt ruggedness	dv/dt	40		V/ns
Peak diode recovery dv/dt		5		
Power Dissipation <sup>B</sup> <small><math>T_C=25^\circ C</math></small>	$P_D$	250	50	W
		2	0.4	W/ $^\circ C$
Junction and Storage Temperature Range	$T_J$ , $T_{STG}$	-55 to 150		$^\circ C$
Maximum lead temperature for soldering purpose, 1/8" from case for 5 seconds	$T_L$	300		$^\circ C$

## Thermal Characteristics

Parameter	Symbol	FQP12N50/FQB12N50	FQPF12N50	Units
Maximum Junction-to-Ambient <sup>A,D</sup>	$R_{\theta JA}$	65	65	$^\circ C/W$
Maximum Case-to-sink <sup>A</sup>	$R_{\theta CS}$	0.5	--	$^\circ C/W$
Maximum Junction-to-Case	$R_{\theta JC}$	0.5	2.5	$^\circ C/W$

\* Drain current limited by maximum junction temperature.

**Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}, T_J=25^\circ\text{C}$	500			V
		$I_D=250\mu\text{A}, V_{GS}=0\text{V}, T_J=150^\circ\text{C}$		600		
$\text{BV}_{\text{DSS}}/\Delta T_J$	Zero Gate Voltage Drain Current	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$		0.54		$\text{V}/^\circ\text{C}$
$I_{DS}$	Zero Gate Voltage Drain Current	$V_{DS}=500\text{V}, V_{GS}=0\text{V}$		1		$\mu\text{A}$
		$V_{DS}=400\text{V}, T_J=125^\circ\text{C}$		10		
$I_{GSS}$	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 30\text{V}$			$\pm 100$	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=5\text{V} I_D=250\mu\text{A}$	3.3	3.9	4.5	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=6\text{A}$		0.36	0.52	$\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS}=40\text{V}, I_D=6\text{A}$		16		S
$V_{SD}$	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.72	1	V
$I_S$	Maximum Body-Diode Continuous Current				12	A
$I_{SM}$	Maximum Body-Diode Pulsed Current				48	A
<b>DYNAMIC PARAMETERS</b>						
$C_{iss}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=25\text{V}, f=1\text{MHz}$	1089	1361	1633	pF
$C_{oss}$	Output Capacitance		134	167	200	pF
$C_{rss}$	Reverse Transfer Capacitance		10	12.6	15	pF
$R_g$	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	1.8	3.6	5.4	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=400\text{V}, I_D=12\text{A}$		30.7	37	nC
$Q_{gs}$	Gate Source Charge			7.6	9	nC
$Q_{gd}$	Gate Drain Charge			13.0	16	nC
$t_{D(on)}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=250\text{V}, I_D=12\text{A}, R_G=25\Omega$		29	35	ns
$t_r$	Turn-On Rise Time			69	83	ns
$t_{D(off)}$	Turn-Off Delay Time			82	98	ns
$t_f$	Turn-Off Fall Time			55.5	67	ns
$t_{rr}$	Body Diode Reverse Recovery Time	$I_F=12\text{A}, dI/dt=100\text{A}/\mu\text{s}, V_{DS}=100\text{V}$		231	277	ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	$I_F=12\text{A}, dI/dt=100\text{A}/\mu\text{s}, V_{DS}=100\text{V}$		2.82	3.4	$\mu\text{C}$

- A. The value of  $R_{\text{JJA}}$  is measured with the device in a still air environment with  $T_A=25^\circ\text{C}$ .
- B. The power dissipation  $P_D$  is based on  $T_{J(\text{MAX})}=150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- C. Repetitive rating, pulse width limited by junction temperature  $T_{J(\text{MAX})}=150^\circ\text{C}$ . Ratings are based on low frequency and duty cycles to keep initial  $T_J=25^\circ\text{C}$ .
- D. The  $R_{\text{JJA}}$  is the sum of the thermal impedance from junction to case  $R_{\text{JJC}}$  and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using  $<300\ \mu\text{s}$  pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(\text{MAX})}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating.
- G.  $L=60\text{mH}, I_{AS}=5.5\text{A}, V_{DD}=150\text{V}, R_G=25\Omega$ , Starting  $T_J=25^\circ\text{C}$

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: Break Down vs. Junction Temperature




Figure 6: Body-Diode Characteristics (Note E)

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area for AOT12N50/AOB12N50 (Note F)




Figure 10: Maximum Forward Biased Safe Operating Area for AOTF12N50 (Note F)




Figure 11: Current De-rating (Note B)

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Normalized Maximum Transient Thermal Impedance for AOT12N50/AOB12N50 (Note F)






Figure 13: Normalized Maximum Transient Thermal Impedance for AOTF12N50 (Note F)


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

