Datasheet

FS98021

8-bit MCU with 2k program EPROM, 128-byte RAM, 1 low noise OPAMP, 6-ch 14-bit ADC, 4 × 12 LCD driver and RTC






Fortune Semiconductor Corporation

富晶電子股份有限公司

23F., No.29-5,Sec. 2, Zhongzheng E. Rd., Danshui Dist, New Taipei City 251, Taiwan

Tel.: 886-2-28094742 Fax: 886-2-28094874 www.ic-fortune.com



Rev. 1.7 2/136



Contents

1.	DEVI	CE OVERVIEW	10
	1.1	High Performance RISC CPU	10
	1.2	Peripheral Features	
	1.3	Analog Features	10
	1.4	Special Microcontroller Features	10
	1.5	CMOS Technology	10
	1.6	Applications	11
	1.7	Ordering Information	11
	1.8	Pin Configuration	12
	1.9	Pin Description	
	1.10	Functional Block Diagram	14
	1.11	CPU Core	16
	1.12	Clocking Scheme/Instruction Cycle	
2.	ELEC	TRICAL CHARACTERISTICS	19
	2.1	Absolute Maximum Ratings	19
	2.2	DC Characteristics (VDD=3V, T _A =25℃, unless otherwise noted)	19
	2.3	ADC Characteristics (VDD=3V, T _A =25℃, unless otherwise noted)	
	2.4	OPAMP Characteristics (VDD=3V, T _A =25℃, unless otherwise noted)	
3.	MEMO	DRY ORGANIZATION	21
	3.1	Program Memory Structure	21
	3.2	Data Memory Structure	21
	3.3	System Special Registers	22
		3.3.1 Special Register Contents after External Reset (Power On Reset) and WDT Reset	
		3.3.2 IND and FSR Registers	
		3.3.4 INTE and INTF registers	
	3.4	Peripheral Special Registers	27
4.	POW	ER SYSTEM	28
	4.1	Voltage Doubler	32
	4.2	Voltage Regulator	34
	4.3	Analog Bias Circuit	35
	4.4	Analog Common Voltage Generator	36
	4.5	Low Battery Comparator	37
	4.6	Bandgap Voltage and Temperature Sensor	38



5.	CLOC	CK SYSTEM	39
	5.1	Oscillator State	40
	5.2	CPU Instruction Cycle	42
	5.3	ADC Sample Frequency	43
	5.4	Beeper Clock	44
	5.5	Voltage Doubler Operation Frequency	46
	5.6	Chopper Operation Amplifier Input Control Signal	47
	5.7	TMCLK Timer and LCD Module Input Clock	48
6.	TIME	R MODULE AND WATCH DOG TIMER	49
	6.1	Timer Module	51
		6.1.1 Timer module interrupt	
		6.1.2 Using Timer with External/Internal Clock Watch Dog Timer	
7	6.2	ORT	
7.	7.1	Digital I/O Port with Analog Input Channel Shared: PT1[7:0]	
		Digital I/O Port and External Interrupt Input: PT2[0], PT2[1]	
	7.2	Digital I/O Port or PDM Output : PT2[2]	
	7.3	Digital I/O Port or I2C Serial Port : PT2[3]/SDA, PT2[4]/SCL	
	7.4	Digital I/O Port : PT2[6:5]	
	7.5		
	7.6	Digital I/O Port or Buzzer Output : PT2[7](PULSE DENSITY MODULATOR) MODULE	
8. 9.		IODULE (SLAVE MODE ONLY)	
-		LOG FUNCTION NETWORK	
	10.1	Analog to Digital Converter (ADC) :	
	10.2	OPAMP : OP1	
11.		APPLICATION GUIDE	
	11.1	ADC Output Format	
	11.2	ADC Linear Range	
	11.3	ADC Output Rate and Settling Time	
	11.4	ADC Input Offset	
	11.5	ADC Digital Output	
	11.6	ADC Resolution	
12.		NOISE OPERATION AMPLIFIER GUIDE	
	12.1	Single End Amplifier Application	
	12.2	Differential Amplifier	
13.		DRIVER	
		AND SI FEP MODES	



15.	. INSTRUCTION SET		122
	15.1	Instruction Set Summary	122
	15.2	Instruction Description	124
16.	PACK	AGE INFORMATION	13
	16.1	Package Outline	13
17.	RFVIS	SION HISTORY	136





Figure List

Figure 1-1 FS98O21 pin configuration	12
Figure 1-2 FS98O21 function block	14
Figure 1-3 FS98O21 CPU core function block	16
Figure 1-4 FS98O21 instruction cycle	18
Figure 2-1 VDDA vs Temp @ VDD=3V Figure 2-2 VREF vs Temp @ VDD=3V	20
Figure 3-1 FS98O21 program memory structure	
Figure 3-2 IND & FSR function description	
Figure 4-1 FS98O21 power system block	28
Figure 4-2 Voltage Doubler	
Figure 4-3 Voltage regulator	34
Figure 4-4 analog bias circuit	35
Figure 4-5 analog common voltage generator	36
Figure 4-6 low battery comparator function block	37
Figure 4-7 Bandgap voltage and temperature sensor function block	38
Figure 5-1 FS98O21 clock system function block	39
Figure 5-2 FS98O21 oscillator state block	40
Figure 6-1 FS98O21 timer module function block	
Figure 6-2 watch dog timer function block	
Figure 7-1 PT1[7:0] function block	65
Figure 7-2 PT2[0] PT2[1] function block	66
Figure 7-3 PT2[2] function block	
Figure 7-4 PT2[3] PT2[4] function block	
Figure 7-5 PT2[6:5] function block	
Figure 7-6 PT2[7] function block	75
Figure 8-1 FS98O21 PDM module function block	
Figure 8-2 PDM module signal generation	
Figure 9-1 FS98O21 I2C module communication	
Figure 9-2 I2C module function block	84
Figure 9-3 I2C waveform for reception	
Figure 9-4 I2C waveforms for transmission	
Figure 10-1 FS98O21 analog function network	
Figure 10-2 FS98O21 ADC function block	
Figure 12-1 single end amplifier application example	
Figure 12-2 differential amplifier example	108
Figure 13-1 LCD driver control block	109
Figure 13-2 LCD control mode	109
Figure 13-3 LCD duty mode working cycle	
Figure 13-4 1/3 bias LCD power system circuit connection example	
Figure 13-5 1/3 bias LCD power system clock	
Figure 13-6 1/2 bias LCD power system circuit connection example	
Figure 13-7 1/2 bias LCD power system clock	
Figure 16-1 FS98O21 package outline	135



Table List

Table 1-1 Ordering Information	
Table 1-2 FS98O21 pin description	13
Table 1-3 FS98O21 main function description table	15
Table 1-4 FS98O21 CPU core block diagram description table	
Table 2-1 FS98O21 absolute maximum rating table	
Table 2-2 FS98O21 DC characteristics	
Table 2-3 FS98O21 ADC characteristics	
Table 2-4 FS98O21 OPAMP characteristics	
Table 3-1 FS98O21 Data memory structure	21
Table 3-2 system register table	
Table 3-3 special register reset table	22
Table 3-4 peripheral special registers table	27
Table 4-1 FS98O21 power system register table	29
Table 4-2 Voltage Doubler register table	
Table 4-3 Voltage Doubler operation frequency selection tabletable 3-3 Voltage Doubler operation frequency selection table	33
Table 4-4 voltage regulator register table	34
Table 4-5 analog bias circuit register table	35
Table 4-6 analog common voltage generator register table	36
Table 4-7 low battery comparator register table	
Table 4-8 low battery comparator voltage detection selection table	37
Table 4-9 bandgap voltage and temperature sensor register table	38
Table 5-1 FS98O21 clock system register table	
Table 5-2 FS98O21 clock system register table	40
Table 5-3 MCK selection table	40
Table 5-4 CLK selection table	40
Table 5-5 oscillator state selection table	41
Table 5-6 FS98O21 CPU instruction cycle register table	
Table 5-7 MCK selection table	
Table 5-8 instruction cycle selection table	
Table 5-9 ADC sample frequency selection table	42
Table 5-10 beeper clock register table	43
Table 5-10 Deeper Clock register table	44
Table 5-17 MCK selection table	44
Table 5-13 beeper clock selection table	44
Table 5-14 register and the beeper clock selection table	45
Table 5-15 MCK selection table	
Table 5-16 Voltage Doubler operation frequency selection table	
Table 5-17 CLK selection table	
Table 5-18 MCK selection table	47
Table 5-19 chopper control signal selection table	
Table 5-20 TMCLK selection table	48
Table 6-1 Timer module and watch dog timer register table	
Table 6-2 timer module interrupt register table	
Table 6-3 timer selection table	
Table 6-4 external timer setup register table	
Table 6-5 CLK selection table	
Table 6-6 MCK selection table	
Table 6-7 TMCLK selection table	
Table 6-8 registers and timer selection table	
Table 6-9 watch dog timer register table	
Table 7-1 FS98O21 I/O port register table	
Table 7-2 PT1 register table	
Table 7-3 PT2 register table	68
Table 7-4 PT2 register table	
Table 7-5 PT2 register table	
Table 7-6 PT2 register table	
Table 7-7 PT2[7] register table	
Table 7-7 F12[7] Tegister table	76



Table 8-2 PMD register table	
Table 8-3 PDM CLK selection table	
Table 9-1 I2C module register table	85
Table 9-2 I2C register table	
Table 10-1 analog function network register table	91
Table 10-2 ADC function register table	100
Table 10-3 FTIN selection table	100
Table 10-4 FTB selection table	100
Table 10-5 INH selection table	
Table 10-6 INL selection table	
Table 10-7 ADG selection table	
Table 10-8 VRH selection table	
Table 10-9 SVRL selection table	
Table 10-10 ADC output rate selection table	
Table 10-11 ADC sample frequency selection table	
Table 10-12 FS98O21 OPAMP register table	
Table 10-13 OP1P selection table	103
Table 10-14 OP1N selection table	
Table 10-15 chopper mode selection table	
Table 11-1 ADC rolling counts versus ADM	
Table 11-2 ADC rolling counts versus VR	106
Table 13-1 LCD frame frequency selection table	
Table 13-2 LCD duty selection table	
Table 13-3 FS98O21 LCD driver register table	
Table 13-4 LCD driver register table	
Table 13-5 CLK selection table	
Table 13-6 MCK selection table	119
Table 13-7 TMCLK selection table	119
Table 13-8 LCD frame frequency selection table	
Table 13-9 LCD duty control mode selection table	120
Table 15-1 FS98O21 instruction set table	122



Register List

Register STATUS at address 04h	
Register INTE at address 07h	
Register INTF at address 06h	
Register PCK at address 15h	29
Register NETE at address 1Ch	
Register NETF at address 1Dh	
Register SVD at address 1Fh	
Register WDTCON at address 0Dh	
Register TMOUT at address 0Eh	50
Register TMCON at address 0Fh	
Register PT1 at address 20h	57
Register PT1EN at address 21h	57
Register PT1PU at address 22h	58
Register AIENB1 at address 23h	
Register PT2 at address 24h	
Register PT2EN at address 25h	
Register PT2PU at address 26h	
Register PT2MR at address 27h	
Register PT2OCB at address 37h	64
Register PT2MR at address 27h	
Register PMD1H at address 30h	
Register PMD1L at address 31h	
Register PMCON at address 36h	
Register I2CCON at address 57h	
Register I2CSTA at address 58h	
Register I2CADD at address 59h	
Register I2CBUF at address 5Ah	87
Register ADOH at address 10h	
Register ADOL at address 11h	
Register ADCON at address 13h	
Register PCK at address 15h	
Register NETA at address 18h	
Register NETB at address 19h	
Register NETC at address 1Ah	
Register NETD at address 1Bh	
Register LCD1 at address 40h	
Register LCD2 at address 41h	115
Register LCD3 at address 42h	115
Register LCD4 at address 43h	
Register LCD5 at address 44h	
Register LCD6 at address 45h	
Register LCDENR at address 54h	118



1. Device Overview

The FS98O21 is a CMOS 8-bit single chip microcontroller(MCU) with embedded a 2kx16 bits one-time programmable (OTP) ROM, a 6-channel 14-bit fully differential input analog to digital converter, low noise amplifier, and 4 x 12 LCD driver.

The FS98O21 is best suited for applications such as electrical scale, meter, and sensor or transducer measurement application etc.

High Performance RISC CPU

- 8-bit single chip microcontroller (MCU).
- Embedded 2k x 16 bits program memory with one-time programmable (OTP) ROM.
- 128-byte data memory (SRAM).
- Only 37 single word instructions to learn
- 6-level memory stacks.

Peripheral Features

- 16-bit bi-directional I/O port.
- PDM (Pulse Density Modulator) output.
- Buzzer output.
- I2C serial I/O port (slave mode only).
- 4 x 12 LCD drivers.
- One 6-channel 14-bit fully differential input analog to digital converter(ADC)
- One low noise amplifier
- 2 external Interrupts

Analog Features

- 6-channel Sigma-Delta ADC with programmable output rate and resolution.
- Low noise (1μV Vpp without chopper, 0.5μV Vpp with chopper, 0.1Hz~1Hz) OPAMP with chopper controller.

Special Microcontroller Features

- External 32768Hz crystal oscillator (RTC).
- Embedded Low Voltage Reset (LVR) and Low Voltage Detector (LVD).

Note: LVR Operating Temperature is -40°C \sim 60°C. Please use reset IC when operating temperature is over 60°C.

- Embedded charge pump (Voltage Doubler) and voltage regulator (3.6V regulated output).
- Embedded bandgap voltage reference (typical 1.16V±50mV, 100ppm/°C).
- 5 Interrupt sources (external: 3, internal: 2).
- Internal silicon temperature sensor.
- Watchdog timer (WDT).
- Embedded 1.0 MHz oscillator.
- Package: 57-pin dice form, 64-pin LQFP.

CMOS Technology

- Voltage operation ranges from 2.2V to 3.6V.
- Operation current is less than 4 mA; sleep mode current is about 3µA.

Rev. 1.7 10/136



Applications

- Sensor or transducer measurement applications.
- Electronic kitchen scale, personal scale.
- Digital meter.

Ordering Information

Table 1-1 Ordering Information

Product Number	Description	Package Type
FS98O21-PCE	MCU with OTP ROM; The customer has to	
	program the compiled hex code into OTP	
	ROM.	
FS98O21-nnnV-PCE	MCU with program type; FSC programs the	57-pin Dice form, 64-pin LQFP
	customer's compiled hex code into OTP	
	ROM at factory before shipping.	
FS98M21-nnnV-PCE	MCU with mask ROM type; FSC programs	
	the customer's compiled hex code into mask	
	ROM at factory before shipping.	
FS98O21-nnnV-GCE	MCU with program type; FSC programs the	
	customer's compiled hex code into OTP	
	ROM at factory before shipping.	
FS98M21-nnnV-GCE	MCU with program type; FSC programs the	
	customer's compiled hex code into OTP	
	ROM at factory before shipping.	

Note1: Code number (nnnV) is assigned for customer.

Note2: Code number (nnn = $001\sim999$); Version (V = $A\sim$ Z).

Note3: PCE means package of Pb-free and LQFP 64pin. PCF means package of Pb-free and LQFP100 pin.

Rev. 1.7 11/136



Pin Configuration




Figure 1-1 FS98O21 pin configuration

Rev. 1.7



Pin Description

Table 1-2 FS98O21 pin description

Name	In/Out/Power	Pin No	Description
TST	1	1	Testing Mode
RST	I	2	CPU Reset
VPP	Р	3	Programming Power Supply
OP10	I/O	5	OPAMP 1 Output
REFO	0	6	Band gap Reference Output
FTB, FTC	I/O	7, 8	ADC Pre-Filter Capacitor Connection
VB	I/O	9	VDDA Capacitor Connection
AGND	0	10	Analog Ground
PT1<0~5>/AIN0~5	I/O	11~16	Digital I/O Port or Analog input channel
PT2<0~1>/INT0~1	I/O	19~20	Digital I/O Port and External Interrupt input
PT2<2>/PDM1	I/O	21	Digital I/O Port or PDM output
PT2<3>/SDA	I/O	22	Digital I/O Port or I2C serial Bi-Directional data line
PT2<4>/SCL	I/O	23	Digital I/O Port or I2C clock input
PT1<6~7>,	I/O	17~18	Digital I/O Port
PT2<5~6>	•	24~25	Digital I/O 1 Ort
PT2<7>/BZ	I/O	26	Digital I/O Port or Buzzer Output
SEG12~SEG1	0	33~44	LCD Segment Driver Output
COM4~COM1	0	45~48	LCD Common Driver Output
LCA	I/O	49	LCD Charge Pump Capacitor Positive Connection
LCB	I/O	50	LCD Charge Pump Capacitor Negative Connection
V3,V2,V1	Р	51~53	LCD Bias
VDDA	Р	54	Analog Power Output
VS	Р	55	Voltage Source from VDDA
VGG	Р	56	Charge Pump Voltage
VSSP	Р	57	Charge Pump Power Supply Negative Connection
CB	1/0	58	Charge Pump Capacitor Negative Connection
CA	I/O	59	Charge Pump Capacitor Positive Connection
VDDP	Р	60	Charge Pump Power Supply Positive Connection
VDD	Р	61	Power Supply Positive Connection
VSS	Р	62	Power Supply Negative Connection(Ground)
XOUT	0	63	32768Hz Oscillator Output
XIN		64	32768Hz Oscillator Input
NC	-	-	No Connection
		_	

Rev. 1.7 13/136



Functional Block Diagram




Figure 1-2 FS98O21 function block

Rev. 1.7 14/136



There are 5 kinds of functional blocks in the Function Block Diagram, described as table 1-3:

Table 1-3 FS98O21 main function description table

Item	Sub Item	Description
CPU Kernel	FS98O21 CPU Core	Please refer to Chapter 1.11 for detailed description
	OTP Program Memory	OTP: One Time Programmable
		4k bytes is used for 2k line programming instructions
	Data Memory	FS98O21 has 256 bytes SRAM embedded in it.
		(128 bytes registers, 128 general data memory)
	Clock sys	There are two clock sources in FS98O21. One is the internal
		clock which generates 1M HZ for CPU works, and the other
		is an external one which provide 32768 HZ clock signal to
		the chip.
Digital Function	Timer Module	Clock Counter for Time out interrupt and Watch dog Timer
	LCD Module	Embedded 4 X 12 LCD driver
	I2C	Embedded Serial Port for Communication, It support I2C
		protocol which is designed by Philips
	PDM	Similar to PWM function
	Buzzer	User should connect a Buzzer to the embedded buzzer port
	E (1) IT	to receive the warning or reminding signal.
	Ext. INT	FS98O21 support 2 External Interrupt port
Analog Function	ADC	An embedded Sigma-Delta Analog to Digital Converter
		which converts the analog signal of the sensor to a digital
	OD American	number.
	OP Amplifier	FS98O21 has an embedded low noise OP amplifier for
		pre-processing the signal, which is connected to the ADC to
		get a better A/D resolution or amplify the signal to fit the ADC Input range.
Power Function	Power Module	FS98O21 has a special power system. The power system
1 Ower 1 direction	1 ower Module	can supply a fixed voltage for CPU and ADC. The input
		voltage of the chip can be within a certain range and floating.
General Purpose	PT1	The PT1 port has 8 bits. User can define these 8 bits for
I/O		general purpose or special assignment as ADC input.
	PT2	The PT2 port has 8 bits. User can define these 8 bits for
		general purpose or some special function as External
		Interrupt, I2C, PDM and the Buzzer.

Rev. 1.7 15/136



CPU Core




Figure 1-3 FS98O21 CPU core function block

The "CPU Core Block Diagram" shown in Section 1.11 mainly includes 7 important registers and 2 memory units. Please see the Figure 1-3 and the Table 1-4 for detailed information.

Rev. 1.7



Table 1-4 FS98O21 CPU core block diagram description table

Items	Sub Items	Description
Registers	Program Counter	This Register plays an important role in all the CPU working cycle. It records the pointer of the instruction that the CPU processes every cycle in the <i>Program Memory</i> . In a general CPU cycle, <i>Program Counter</i> pushes the <i>Program Memory Address</i> (11bits), instruction pointer, into the <i>Program Memory</i> and then increments for the next cycle.
	Stack Register	Stack Register is used for recording the program return instruction pointer. When the program calls function, Program Counter will push the instruction pointer into the Stack Register. After finish this function, Stack Register pushes the instruction pointer back to the Program Counter to resume the original program process.
	Instruction Register	After Program Counter pushes the instruction pointer (Program Memory Address) into the Program Memory, Program Memory pushes the Program Memory Data (16bits), instruction, into Instruction Register for reference. FS98O21 instruction has 16 bits, and contains 3 kinds of information as Direct Address, Direct Data and Control Information. CPU could push the Direct Data into Work Register or do some process for the register stored in the Data Memory pointed by the Direct Address by Control Information.
		 Direct Address (8bits) It is the Data Memory Address. CPU can use this address to process the Data Memory. Direct Data (8bits) It is the value which CPU used for processing Work Register by the ALU (arithmetic and logic unit). Control Information It records the information for the ALU to process.
	Instruction Decoder	Instruction Register pushes the Control Information to the Instruction Decoder to decode and then sends the decoded information to related registers.
	File Select Register	In FS98O21 Instruction Sets, <i>FSR</i> (<i>File Select Register</i>) is used for indirect data process. User could fill the <i>FSR</i> with the <i>Data Memory Address</i> of some register, and then process this register by <i>IND Register</i> . CPU will fill the <i>IND Register</i> with the data address in the <i>Data Memory</i> as <i>FSR</i> .
	Work Register	Work Register is used for buffering the data which is stored in some memory address of Data Memory.
	Status Register	While CPU processes some register data by ALU , the following status may change as follows: PD , TO , DC , C and Z . Please refer to Section 3.3.2 for detailed introduction.
Memory	Program Memory	FS98O21 embedded 4k bytes <i>OTP</i> (<i>One Time Programmable</i>) ROM as <i>Program Memory</i> . Because the <i>OPCODE</i> of the instruction is 16 bits, user could program 2k instructions in FS98O21 at most. <i>Program Memory</i> Address Bus is 11 bits, and the Data Bus is 16bits.
	Data Memory	FS98O21 has an embedded 256bytes SRAM as Data Memory. The Data Memory Address Bus is 8 bits, and Data Bus is 8 bits.

Rev. 1.7 17/136



Clocking Scheme/Instruction Cycle

One Instruction cycle (CPU cycle) includes 4 steps and the CPU could process 2 steps per CPU Clock. Users can setup the MCK Register to decide the step timing. Please refer to Chapter 5 for related information. For Example, if the MCK Register is filled with 04H (MCK = ICK, Instruction Cycle = MCK / 2, ICK = 1MHZ), the step timing is 500k HZ, and one instruction cycle needs 4us (2 x 1/500k sec) to complete. The 4 steps are described as follows. Please refer to the CPU core (Section 1.11) to understand these 4 steps.

1 Fetch

Program Counter pushes the Instruction Pointer into Program Memory, and the pointed Data in the Program Memory is stored in the Instruction Register.

2. Decode

The Instruction Register pushes the Direct Address to Address MUX, or pushes the Direct Data to Data MUX, and pushes the Control Information into Instruction Decoder to decode the OPCODE.

3. Execute

ALU executes the process based on the decoded Control Information.

4. Write Back

Push the ALU result to Work Register or Assigned Data Memory Address.

Because one OPCODE can only have either Direct Address or Direct Data, sometimes user needs 2 instructions to complete one simple job. For example, if user want to fill Data Memory address 55h with data 0FFh, user needs to process [movlw 0FFh] to filled Work Register with 0FFh, and then process [movwf 55h] to fill Data Memory 55h with Work Register content. For the same reason, CPU needs 2 instruction cycles to complete some kinds of instructions such as call, goto...etc. Please see the Figure 1-4.




Figure 1-4 FS98O21 instruction cycle

Rev. 1.7



2. Electrical Characteristics

Absolute Maximum Ratings

Table 2-1 FS98O21 absolute maximum rating table

Parameter	Rating	Unit
Supply Voltage on VDD	3.6	V
Input Voltage on any pin	-0.3 to VDD+0.3	V
Ambient Operating Temperature	-40* to +85	°C
Storage Temperature	-55 to +150	°C
Soldering Temperature, Time	260°C, 10 Sec	

^{*} FS98O21 passed -40°C LTOL (Low Temperature Operating Life) test (VDD=3V)

DC Characteristics (VDD=3V, T_A=25°C, unless otherwise noted)

Table 2-2 FS98O21 DC characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
VDD	Operation Power Voltage		2.2		3.6	V
IDD1	Supply Current 1	MCK=1MHz, CPUCLK=MCK/2, Charge Pump, ADC,OPAMP ON		4		mA
IDD2	Supply Current 2	Internal Oscillator Off, MCK=32768Hz LCD ON.		8	15	μA
IPO	Sleep Mode Supply Current	Sleep Instruction		3		μA
VIH	Digital Input High Voltage	PT1, Reset	0.7			VDD
VIL	Digital Input Low Voltage	PT1, Reset			0.3	VDD
VIHSH	Input Hys. High Voltage	Schmitt-trigger port		0.45		VDD
VIHSL	Input Hys. Low Voltage	Schmitt-trigger port		0.20		VDD
IPU	Pull up Current	Vin=0		20		μA
IOH	High Level Output Current	VOH=VDD-0.3 V		7		mA
IOL	Low Level Output Current	VOL=0.3 V		5		mA
VDDA	Analog Power			3.5		V
IREG	VDDA Regulator Output Current	VDD=3V Internal Voltage Double VDDA=0.95*VDDA(unload)		15		mA
VCVDDA	VDDA Voltage Coefficient		-2		2	%/V
AGND	Analog Ground Voltage			VDDA/2		V
VREF	Build in Reference Voltage	To AGND		1.2		V
TCREF	Build in Reference Voltage Temperature Coefficient	Ta=-40~80°C		100		ppm/ ℃
VLBAT	Low Battery Detection Voltage	S_LB [1:0]=00 S_LB [1:0]=01		2.3 3.5		V
VSR	VS Switch Resistor			10		Ω
FRC	Internal RC oscillator		0.7	1.0	1.3	MHz
FWDT	Internal WDT Clock			2		KHz

Rev. 1.7 19/136



ADC Characteristics (VDD=3V, T_A=25°C, unless otherwise noted)

Table 2-3 FS98O21 ADC characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
VACIN	ADC Common Mode Input Range	INH,INL,VRH,VRL to VSS	0.6	0	2.3	V
VADIN	ADC Differential Mode Input Range	(INH,INL), (VRH,VRL)			0.6	V
	Resolution			±15625		Counts
	ADC Linearity Error	VRFIN=0.44V	-0.1	0	+0.1	mV
	ADC Input Offset Voltage With Zero Cancellation	VRFIN=0.44V VAIN=0		0		V

OPAMP Characteristics (VDD=3V, T_A=25°C, unless otherwise noted)

Table 2-4 FS98O21 OPAMP characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
	Input Offset			1.5		mV
	Input Offset Voltage with Chopper	Rs<100 Ω		20		μV
	Input Reference Noise	Rs=100Ω, 0.1Hz~1Hz		1.0		μVpp
	Input Reference Noise with Chopper	Rs=100Ω, 0.1Hz~1Hz		0.5		μVpp
	Input Bias Current			10	30	pA
	Input Bias Current with Chopper			100	300	pA
	Input Common Mode Range		0.5		2.4	V
	Output Voltage Range		0.5		2.4	V
	Chopper Clock Frequency	S_CHCK[1:0]=11		1k		Hz
	Capacitor Load			50	100	pF




Figure 2-1 VDDA vs Temp @ VDD=3V




Figure 2-2 VREF vs Temp @ VDD=3V

Rev. 1.7 20/136



3. Memory Organization

Program Memory Structure

FS98O21 has an 11bits Program Counter which is capable of addressing a 2k x 16bits program memory space and a 6 level depth 11bits Stack Register. The Start up/Reset Vector is at 0000h. When FS98O21 is started or its program is reset, the Program Counter will point to Reset Vector. The Interrupt Vector is at 0004h. No matter what ISR is processed, the Program Counter will point to Interrupt Vector. Please see Figure 3-1.




Figure 3-1 FS98O21 program memory structure

Data Memory Structure

FS98O21 has a 256 byte SRAM for Data Memory. The data memory is partitioned into three parts. The area with address 00h~07h is reserved for system special registers, such as indirect address, indirect address pointer, status register, working register, interrupt flag, interrupt control register. The address 08h~7Fh areas are peripheral special registers, such as I/O ports, timer, ADC, signal conditional network control register, LCD driver. The address 80h~0FFh areas are general data memory. Please see Table 3-1.

Start Address	End Address	Data Memory
00h	07h	System Special Registers
08h	7Fh	Peripheral Special Registers
080h	0FFh	General Data Memory

Table 3-1 FS98O21 Data memory structure

Rev. 1.7 21/136



System Special Registers

The System Special Registers are designed to complete CPU Core functions, and consists of indirect address, indirect address pointer, status register, work register, interrupt flag, and interrupt control register. Please see Section 1.11 for related CPU work flow chart.

Referenced Value on Power on Reset¹ Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 **Address** Name Section 00h IND0 3.427 Use contents of FSR0 to address data memory uuuuuuu Use contents of FSR1 to address data memory 01h IND1 3.4.1 uuuuuuu Indirect data memory address pointer 0 02h FSR0 1.11/3.4.1 uuuuuuu FSR1 03h 1.11/3.4.1 Indirect data memory address pointer 1 uuuuuuu 04h STATUS 1.11/3.4.2 PD TO DC 00u00uuu WORK register WORK 05h 1.11 uuuuuuu 06h INTF TMI I2CI ADI 00000000 E1IF E0IF 3/6/7/9/10/11 F 07h INTE TMI 12CI 00000000 ADI 3/6/7/9/10/11 **GIE** E1IE E0IE Ε

Table 3-2 system register table

3..1 Special Register Contents after External Reset (Power On Reset) and WDT Reset

Table 3-3	special	register	reset	table

Register	Register	Register Content				
Address	Name	External Reset	WDT Reset			
04h	STATUS	00u00uuu	uuuu1uuu			
0Dh	WDTCON	00000000	uuuuuuu			
20h	PT1	00000000	uuuuuuu			
21h	PT1EN	00000000	uuuuuuu			
22h	PT1PU	00000000	uuuuuuu			
23h	AIENB1	00000000	uuuuuuu			
24h	PT2	00000000	uuuuuuu			
25h	PT2EN	00000000	uuuuuuu			
26h	PT2PU	00000000	uuuuuuu			
27h	PT2MR	00000000	uuuuuuu			
37h	PT2OC	uuu11uuu	uuuuuuu			
57h	I2CCON	0001uuuu	uuuuuuu			
58h	STA	uu0000u0	uuuuuuu			
59h	I2CADD	00000000	uuuuuuu			
5Ah	I2CBUF	00000000	uuuuuuu			

Rev. 1.7 22/136

¹ u mean unknown or unchanged



3..2 IND and FSR Registers

The IND (Indirect Addressing) register is not a physical register, but indirect addressing needs the IND register. Any instruction using the IND register actually accesses the register pointed by the FSR (File Select Register). While user reads data from the IND register, the CPU gets the data from the Data Memory at the address stored in FSR. While user writes the data into IND register, CPU actually saves the data into Data Memory at the address stored in FSR. Please see Figure 3-2.




Figure 3-2 IND & FSR function description

Rev. 1.7 23/136



3..3 STATUS Register

The STATUS register contains the arithmetic status of ALU and the RESET status. The STATUS register is similar to other registers, and can be the destination for any instruction. If the STATUS register is the destination for an instruction that affects the Z, DC or C bit, then the writing to these three bits is disabled. These bits are set or cleared according to the device logic. The TO and PD bits are not writable.

Register STATUS at address 04h

property	U-0	U-0	U-X	R-0 R-0	R/W-X	R/W-X	R/W-X
STATUS				PD TO	DC	С	Z
	Bit7						Bit0

- Bit 4 PD: Power down Flag.
 - 1 = By execution of SLEEP instruction
 - 0 = After power-on reset
- Bit 3 To: Watch Dog Time Out Flag. Cleared by writing 0 and Set by Watch Dog Time Out
 - 1 = A Watch Dog Timer time-out occurred
 - 0 = After power-on reset
- Bit 2 DC: Digit Carry Flag/borrow Flag, for ADDWF(C) and SUBWF(C)

(for borrow the polarity is reversed)

- 1 = If there is a carry out from the 4th bit of the result
- 0 = No carry out from the 4th bit of the result
- Bit 1 **C**: Carry Flag/borrow Flag (~Borrow)

(for borrow the polarity is reversed)

- 1 = If there is a carry out from the Most Significant bit of the result
- 0 = No carry out from the most significant bit of the result
- Bit 0 Z: Zero Flag
 - 1 = The result of an arithmetic or logic operation is zero
 - 0 = The result of an arithmetic or logic operation is NOT zero

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 24/136



3..4 INTE and INTF registers

The INTE and INTF registers are readable and writable registers, and contain enable and flag bits for interrupt devices.

Register INTE at address 07h

	Rit7	•						RitO
INTE	GIE			TMIE	I2CIE	ADIE	E1IE	E0IE
property	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Bit 7 GIE: Global Interrupt Enable flag

1 = Enable all unmasked interrupts

0 = Disable all interrupts

Bit 4 TMIE: 8-bit Timer Interrupt Enable flag

1 = Enable Timer interrupt

0 = Disable Timer interrupt

Bit 3 I2CIE: I2C Interface Interrupt Enable flag

1 = Enable I2C interface interrupt

0 = Disable I2C interface interrupt

Bit 2 ADIE: Analog to Digital converter Interrupt Enable flag

1 = Enable analog to digital converter interrupt

0 = Disable analog to digital converter interrupt

Bit 1 E1IE: PT2.1 External Interrupt Enable flag

1 = Enable PT2.1 external interrupt

0 = Disable PT2.1 external interrupt

Bit 0 **E0IE**: PT2.0 External Interrupt Enable flag

1 = Enable PT2.0 external interrupt

0 = Disable PT2.0 external interrupt

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 25/136



Register INTF at address 06h

property	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INTF				TMIF	I2CIF	ADIF	E1IF	E0IF
	Bit7							Bit0

Bit 4 TMIF: 8-bit Timer Interrupt Flag

1 = Timer interrupt occurred (must be cleared in software)

0 = No Timer interrupt

Bit 3 I2CIF: I2C Interface Interrupt Flag

1 = I2C Interface interrupt occurred (must be cleared in software)

0 = No I2C Interface interrupt

Bit 2 ADIF: Analog to digital converter Interrupt Flag

1 = Analog to digital converter Interrupt occurred (must be cleared in software)

0 = No Analog to digital converter Interrupt

Bit 1 **E1IF**: PT2.1 External Interrupt Flag

1 = PT2.1 External Interrupt occurred (must be cleared in software)

0 = No PT2.1 External Interrupt

Bit 0 E0IF: PT2.0 External Interrupt Flag

1 = PT2.0 External Interrupt occurred (must be cleared in software)

0 = No PT2.0 External Interrupt

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 26/136



Peripheral Special Registers

The Peripheral Special Registers are designed for Peripheral functions, such as I/O ports, timer, ADC, signal conditional network control register, LCD driver. Please see Table 3-4 and the following Chapters for detailed description of these peripheral functions.

Table 3-4 peripheral special registers table

Address	Name	Reference d Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
0Dh	WDTCON	6.3	WTD TEN					WTS	[2:0]		0uuuu000
0Eh	TMOUT	6.1			-		TMOUT [7	7:0]			00000000
0Fh	TMCON	6.1	TRS T				TMEN	INS	[2:0]		1uuu0000
10h	ADOH	10/11					ADO [15	:8]			00000000
11h	ADOL	10/11					ADO [7:	0]		00000000	
13h	ADCON	10/11					ADRST	ADM	1 [2:0]		uuuu0000
14h	MCK	5	M7_ CK	M6_ CK	M5_ CK		М3_СК	M2_CK	M1_CK	00000000	
15h	PCK	4/5/7.5/10		ENP UMP			S_CH	1CK [1:0]	S_BEE P	00000000	
18h	NETA	10/11	SINL	[1:0]		SINH	[2:0]	SFT	4[2:0]		00000000
19h	NETB	10/11				1N[1:)]	SVI	RL[1:0]	SVRH	[1:0]	00000000
1Ah	NETC	10/11	SRE FO				AD	G[1:0]	ADEN	AZ	00000000
1Bh	NETD	10/11		,			OP1EN	SOP1	P[2:0]		00000000
1Ch	NETE	4/10/11				ENV S	SIL	.B[1:0]	ENLB		00000000
1Dh	NETF	4/10/11			ENV DDA				ENAG ND	ENV B	00000000
1Fh	SVD	4.5								LBO UT	uuuuuuu
20h	PT1	7					PT1 [7:0	0]			uuuuuuu
21h	PT1EN	7					PT1EN [7	[0:0]		00000000	
22h	PT1PU	7					PT1PU [7	[:0]			00000000
23h	AIENB1	7	AIEN	3[7:6]			All	ENB[5:0]			00000000
24h	PT2	7					PT2 [7:0				иииииии
25h	PT2EN	7					PT2EN [7	[0:]			00000000
26h	PT2PU	7					PT2PU [7	':0]			00000000
27h	PT2MR	7.2/7.5/8	BZE N			PM1 EN		M[1:0]	E0M[1:0]	0000000
30h	PMD1H	8					PMD1[15	:8]			00000000
31h	PMD1L	8					PMD1[7:	0]			00000000
36h	PMCON	8				PDM EN		PMC	S[2:0]		0000000
37h	PT2OCB	9				PT2	2OC[4:3]				uuu11uuu
40h	LCD1	13		SEG2				SEG1 [3:0]			uuuuuuu
41h	LCD2	13		SEG4				SEG3 [3:0]			uuuuuuu
42h	LCD3	13		SEG				SEG5 [3:0]			uuuuuuu
43h	LCD4	13		SEG				SEG7 [3:0]			uuuuuuu
44h	LCD5	13			0 [3:0]			SEG9 [3:0]			uuuuuuu
45h	LCD6	13			2 [3:0]			SEG11 [3:0]			uuuuuuu
54h	LCDENR	13	[1:	0]	LCD EN		LEVEL	/EL LCD_DUTY[1:0] ENP MPL		00000000	
57h	I2CCON	9	WCO L	I2C OV	I2CE N	CKP					0001uuuu
58h	I2CSTA	9			DA	Р	S	RW		BF	uu0000u0
59h	I2CADD	9					I2CADD [0000000
5Ah	I2CBUF	9					I2CBUF [7	7:0]			00000000

Rev. 1.7 27/136



4. Power System

FS98O21 has a special power system that can supply a fixed voltage (3.6V) for CPU and ADC. FS98O21 could work when the supply voltage is within a specified range, fixed or floating. The power system has 6 function engines as *Voltage Doubler*, *Voltage Regulator*, *Analog Bias Circuit*, *Common Voltage Generator Low Battery Comparator and Band gap Voltage / Temperature Sensor*. Through the first 4 function engines, the system can generate 3 Voltage level as VGG = 2VDDP, VDDA = 3.6V, AGND = 1.8V. Please see Figure 4-1.

1. Voltage Doubler

The acceptable VDD range for FS98O21 is from 2.2V to 3.6V. Voltage Doubler raises the voltage of VGG to 2 times of VDDP². VGG is used as the input of Voltage Regulator. It is from 4.4V to 7.2V. Please see Section 4.1 for detailed register setting.

2. Voltage Regulator

The fixed voltage is important when the Analog function is working. Voltage Regulator raises the voltage of VDDA to fixed 3.6V. Although the input voltage of Voltage Regulator, VGG, is from 4.4V to 7.2V (It depends on the voltage of VDD), the minimum possible voltage is still higher than 3.6V, so Voltage Regulator could surely supply VDDA as 3.6V. Please refer to Section 4.2 for detailed register setting.

3. Analog Bias Circuit

Analog Bias Circuit is used to set VB to 3.6V. VB is used for FS98O21 Analog Function Network. The user needs to enable Analog Bias Circuit, and then the Analog Functions such as ADC or OPAMP can work correctly. Please refer to Section 4.3 for detailed register setting.

4. Common Voltage Generator

FS98O21 sets the analog ground to half VDDA. Please refer to Section 4.4 for detailed register setting.




Figure 4-1 FS98O21 power system block

Rev. 1.7 28/136

VDDP means the VDD for Charge Pump (Voltage Doubler). User usually connects the VDDP to VDD. VSSP means the VSS for Charge Pump (Voltage Doubler). User usually connects the VSSP to VSS.



Table 4-1 FS98O21 power system register table

Address	Name	Reference d Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
15h	PCK	4/5/7.5/10		ENPUMP				-		S_PCK	00000000
1Ch	NETE	4/10/11				ENVS	SILE	3[1:0]	ENLB		00000000
1Dh	NETF	4/10/11		ENBAND	ENVD DA				ENAGND	ENVB	00000000
1Fh	SVD	4.5								LBOUT	uuuuuuu

Register PCK at address 15h

 property
 U-0
 R/W-0
 U-0
 U-0
 U-0
 U-0
 U-0
 R/W-0

 PCK
 ENPUM P
 - - S_PCK

 Bit7
 Bit0

Bit 6 **ENPUMP**: Voltage Doubler enabled flag

1 = Voltage Doubler is enabled

0 = Voltage Doubler is disabled

Bit 0 **S_PCK**: Voltage Doubler operation frequency selector

1 = Voltage Doubler Operation Frequency = MCK/100 (Please see Chapter 5)

0 = Voltage Doubler Operation Frequency = MCK/200 (Please see Chapter 5)

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7



Register NETE at address 1Ch

property	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NETE				ENVS	SILB[1:0]		ENLB	
	Bit7							Bit0

Bit0

- Bit 4 ENVS: VDDA Voltage Source enable flag (Please read Section 4.2 for detailed description)
 - 1 = VDDA is connected to VS. VS could be used as a voltage source.
 - 0 = VDDA and VS are disconnected.
- Bit 3-2 SILB[1:0]: Low Battery Comparator Input Selector (Please refer to Section 4.5 for detailed description)
 - 11 = No definition. The Low Battery Comparator Input is floating.
 - 10 = Low Battery Comparator Input is selected as external analog input AIN4
 - 01 = Low Battery Comparator Input is selected as 3.65V
 - 00 = Low Battery Comparator Input is selected as 2.45V
- Bit 1 ENLB: Low Battery Comparator enable flag (Please refer to Section 4.5 for detailed description)
 - 1 = Low Battery Comparator is enabled
 - 0 = Low Battery Comparator is disabled

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 30/136



Register NETF at address 1Dh

property U-0 R/W-0 R/W-0 U-0 U-0 U-0 R/W-0 R/W-0 **ENBAND ENVDDA ENAGND ENVB NETF** Bit7 Bit0

Bit 6 ENBAND: Band gap Voltage enable flag (Please refer to Section 4.6 for detailed description)

- 1 = The Band gap Voltage and Temperature Sensor are enabled, REFO to AGND is about 1.16V
- 0 = The Band gap Voltage and Temperature Sensor are disabled
- Bit 5 ENVDDA: Voltage Regulator enable flag (Please refer to Section 4.5 for detailed description)
 - 1 = Voltage Regulator is enabled, VDDA is 3.6V
 - 0 = Voltage Regulator is disabled. VDDA can be from external power supply.
- Bit 1 **ENAGND**: Analog Common Voltage Generator enabled flag

(Please see Section 4.4 for detailed description)

- 1 = Analog Common Voltage Generator is enabled. AGND = 1/2 VDDA
- 0 = Analog Common Voltage Generator is disabled. AGND is floating.
- Bit 0 ENVB: Analog Bias Circuit enable flag (Please see Section 4.3 for detailed description)
 - 1 = Analog Bias Circuit is enabled. Analog system (ADC and OPAMP) can work correctly.
 - 0 = Analog Bias Circuit is disabled. Analog system can NOT work

Register SVD at address 1Fh

property	U-X	U-X	U-X	U-X	U-X	U-X	U-X	R-X
SVD			V	·				LBOUT
	Bit7							Bit0

- Bit 0 LBOUT: Low Battery Comparator output (Please refer to Section 4.5 for detailed description)
 - 1 = The Voltage selected by SILB[1:0] is higher than 1.2V.
 - 0 = The Voltage selected by SILB[1:0] is lower than 1.2V

property

R = Readable bit W = Writable bit U = unimplemented bit

- n = Value at Power On '1' = Bit is Set '0' = Bit is Cleared X = Bit is unknown Reset

Rev. 1.7 31/136



Voltage Doubler




Figure 4-2 Voltage Doubler

Voltage Doubler is used for generating VGG which provide input³ for VDDA Voltage Regulator. The inputs of Voltage Doubler are VDDP, VSSP, CA and CB. The related registers are S_PCK and ENPUMP. The Output is VGG. Please see Figure 4-2.

Value on Addre Reference Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Power on ss d Section Reset MCK M7_CK M6_CK M5_CK M2_CK M1_CK 14h M3_CK M0_CK 00000000 PCK ENPUMP 15h 4/5/7.5/10 S PCK 00000000

Table 4-2 Voltage Doubler register table

Operations:

- 1. Connect the pins VDDP and VSSP to VDD (2.2V~3.6V) and VSS (system ground).
- 2. Put a 10uF capacitance between CA and CB.
- 3. Select the Voltage Doubler Operation frequency by setting S_PCK and M0_CK⁴ according to the following table
- 4. Set the ENPUMP flag.
- 5. The output, VGG, will be 2 times of VDDP.

Rev. 1.7 32/136

³ Please refer to Section 4.2 for detailed description about VDDA and Voltage regulator.

⁴ M0_CK is the 1st bit of the MCK register. Please refer to Section 5.0



Table 4-3 Voltage Doubler operation frequency selection table

M0_CK	S_PCK	Voltage Doubler Operation Frequency
0	0	MCK/200
0	1	MCK/100
1	Х	ECK/32

If the user doesn't want the VGG to be generated from the Voltage Doubler, then the ENPUMP should be set to disable the voltage Doubler, and input the VGG pin a voltage as voltage regulator power supply.

Rev. 1.7 33/136



Voltage Regulator




Figure 4-3 Voltage regulator

Voltage Regulator is used for generating VDDA (3.6V). The input is VGG which is generated by Voltage Doubler (please see the Section 4.1). The control Register flags are ENVDDA and ENVS. The Outputs are VDDA and VS. Please see Figure 4-3.

Table 4-4 voltage regulator register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
1Ch	NETE	4/10/11				ENVS	SILE	[1:0]	ENLB		00000000
1Dh	NETF	4/10/11		ENBAND	ENVDDA				ENAGND	ENVB	0000000

Operations

- 1. Operate as Section 4.1 to get the VGG (2 times of VDD or external Power Supply).
- 2. Set the ENVDDA flag.
- 3. The output, VDDA, is 3.6V.
- If the user wants VDDA as output voltage source, then the ENVS flag should be set. VS will be the same as VDDA.

Rev. 1.7



Analog Bias Circuit




Figure 4-4 analog bias circuit

Analog Bias Circuit is used to activate VB (reference VDDA) as the power supply voltage for analog circuit (include ADC, OPAMP, Low Battery Comparator) and LCD driver. The Control register flag is ENVB. Please see Figure 4-4.

Table 4-5 analog bias circuit register table

Address	Name	Reference d Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
1Dh	NETF	4/10/11		ENBAND	ENVDDA				ENAGND	ENVB	00000000

Operation:

- 1. Operate as Section 4.1 to get the VGG (2 times of VDD or external Power Supply).
- 2. Operate as Section 4.2 to get the VDDA (3.6V).
- 3. Set the ENVB flag. The VB will be 3.6V (same as VDDA) and the analog function network and the LCD driver can be activate correctly.
- 4. Note that Pin VB must be connected with a 10nF capacitor to VSS for reducing Voltage Doubler noise.

Rev. 1.7 35/136



Analog Common Voltage Generator




Figure 4-5 analog common voltage generator

Analog Common Voltage Generator is used to provide a voltage at the halt of AGND as 1/2 VDDA⁵. The Control register is ENAGND and the output is AGND. Please see Figure 4-5.

Table 4-6 analog common voltage generator register table

Address	Name	Reference d Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
1Dh	NETF	4/10/11		ENBAND	ENVDDA				ENAGND	ENVB	0000000

Operation:

- 1. Operate following the steps Chapter 4.1 to get the VGG (2 times VDD or external Power Supply).
- 2. Operate as Section 4.2 to get the VDDA (3.6V)
- 3. Operate as Section 4.3 to activate the Analog Bias Circuit
- 4. Set the ENAGND register flag.
- 5. The output, AGND, will be 1/2 VDDA

Rev. 1.7

 $^{^{5}}$ When VDDA is 3.6V, AGND would be 1.8V



Low Battery Comparator




Figure 4-6 low battery comparator function block

Low Battery Comparator is used for VDD low voltage detection. FS98O21 embeds a voltage divider which can generate 1/2 VDD and the 1/3 VDD. A multiplexer is used to connect the voltage divides to component input. The multiplexer's output is compares with 1.2V. The Control register flags are SILB[1:0] and the ENLB. The Output flag is LBOUT which is for read only. Please see Figure 4-6.

 Name
 Referenced Section
 Bit 7
 Bit 6
 Bit 5
 Bit 4
 Bit 3
 Bit 2
 Bit 1
 Bit 0
 Value on Power on Reset

 NETE
 4/10/11
 ENVS
 SILB[1:0]
 ENLB
 000000000

LBOUT

uuuuuuu

Table 4-7 low battery comparator register table

Operation:

Address

1Ch

1Fh

SVD

- Operate as Section 4.1 to get the VGG (2 times VDD or external Power Supply).
- 2. Operate as Section 4.2 to get the VDDA (3.6V)

4.5

- 3. Operate as Section 4.3 to active the Analog Bias Circuit
- 4. Set SILB to choose the Comparator input. Please see Table 4-8

Table 4-8 low battery comparator voltage detection selection table

SILB [1:0]	Detection Voltage	if LBOUT = 1				
00	1/2 VDD	VDD > 2.3 volt				
01	1/3 VDD	VDD > 3.5 volt				
10	AIN	AIN > 1.2 volt				

- 5. Set the ENLB register flag, and the Low Battery Comparator is enabled.
- 6. The output, LBOUT, is the result of the comparator.



Bandgap Voltage and Temperature Sensor




Figure 4-7 Bandgap voltage and temperature sensor function block

REFO is low temperature coefficient bandgap voltage reference output. Its voltage to AGND is 1.16V, and the typical temperature coefficient is 150ppm/°C.

FS98O21 embeds a Temperature Sensor to measure the IC temperature from the differential voltage between TEMPH and TEMPL (typically $550\mu V^{+}50\mu V^{-}$ C). Its working range is $100\sim 200$ mV. User can connect the TEMPH and TEMPL to an ADC to get the IC temperature. Please refer to Chapter 10 and Chapter 11 for detailed instruction of ADC.

Both the bandgap Voltage Reference and the Temperature sensor are controlled by ENBAND register flag. Please see Figure 4-7.

Table 4-9 bandgap voltage and temperature sensor register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
1Dh	NETF	4/10/11		ENBAND	ENVDDA				ENAGND	ENVB	00000000

Operation:

- 1. Operate as Section 4.1 to get the VGG (2 times VDD or external Power Supply).
- Operate as Section 4.2 to get the VDDA (3.6V)
- 3. Operate as Section 4.3 to enable the Analog Bias Circuit
- 4. Set the ENBAND register flag.
- 5. Check REFO. Its value with respect to AGND should be about 1.16V
- 6. The output, TEMPH and TEMPL, will show the IC temperature as the differential voltage.



5. Clock System

Table 5-1 FS98O21 clock system register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
14h	MCK	5	M7_CK	M6_CK	M5_CK		M3_CK	M2_CK	M1_CK	M0_CK	00000000
15h	PCK	4/5/7.5/10		ENPUM P			S_CH10	CK [1:0]	S_BEE P	S_PCK	00000000




Figure 5-1 FS98O21 clock system function block

The clock system provides clock signals for the following 7 function blocks: *Voltage Doubler*, *ADC*, *CPU core*, *OPAMP*, *Buzzer*, *Timer module* and *LCD*. Users could use 10 register flags to generate all kinds of clock signals for the above 7 function blocks. These 10 register flags are M0_CK, M1_CK, M2_CK, M3_CK, M5_CK, M6_CK, M7_CK, S_PCK, S_CH1CK[1:0] and S_BEEP. The detailed setup will be illustrated in following sections. Please see Figure 5-1.



Oscillator State




Figure 5-2 FS98O21 oscillator state block

Table 5-2 FS98O21 clock system register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
14h	MCK	5	M7 CK	M6 CK	M5 CK		M3 CK	M2 CK	M1 CK	M0 CK	00000000

There are two clock sources in FS98O21. One is the internal clock which generates 1 MHZ for CPU, and the other is an external one which provides 32768 HZ clock signal to the Chip. Users should choose one clock to use as MCK. Please see Figure 5-2.

There are 2 clock signals working in FS98O21: MCK and CLK. Users should use Table 5-2 and 5-3 to setup MCK and CLK based on the M0 CK, M1 CK and M3 CK.

Table 5-3 MCK selection table

M3_CK	M0_CK	MCK
X	0	ICK
0	1	ECK
1	1	ECK/2

Table 5-4 CLK selection table

M1_CK	CLK				
0	MCK				
1	MCK/4				

To enable the internal and external oscillators, users need to set the right values for M7_CK and M6_CK as shown in Table 5-4. If users execute the sleep instruction to make FS98O21 enter the SLEEP mode, both the internal oscillators and the external oscillator will be disabled.

Rev. 1.7 40/136



Table 5-5 oscillator state selection table

	Input	Oscillator State			
Sleep instruction	M7_CK	M6_CK	Internal	External	
1	X_{e}	Х	Disable	Disable	
0	0	0	Enable	Enable	
0	0	1	Enable	Disable	
0	1	0	Disable	Enable	
0	1	1	Enable	Disable	

Rev. 1.7 41/136

⁶ X means "don't care"



CPU Instruction Cycle

Table 5-6 FS98O21 CPU instruction cycle register table

Address	Nam e	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
14h	MCK	5	M7_CK	M6_CK	M5_CK		M3_CK	M2_CK	M1_CK	M0_CK	00000000

User can setup M0_CK, M1_CK, M2_CK and M3_CK to select the instruction cycle⁷. In order to maintain a stable ADC output, user could clear M2_CK to make CPU have a different operation clock cycle from ADC. In the applications where a resolution of ADC is more than 13 bits, M2_CK should be set to zero.

Table 5-7 MCK selection table

M3_CK	M0_CK	MCK
X	0	ICK (1MHZ)
0	1	ECK (32768 HZ)
1	1	ECK/2 (16384HZ)

Table 5-8 instruction cycle selection table

M2_CK	M1_CK	Instruction Cycle			
0	0	MCK/6.5			
0	1	MCK/12.5			
1	0	MCK/2			
1	1	MCK/4			

Rev. 1.7 42/136

_

⁷ Users must make sure that switching from one oscillator to the other can be made only after the oscillator's output is stabilized.

An NOP command should be added after the switching.



ADC Sample Frequency

FS98O21 embeds one sigma delta ADC which needs clock input to generate digital output. When users want ADC have N bits resolution digital output, ADC needs 2^N clocks cycles input. (Please refer to Chapter 10 and Chapter 11 for detailed description) User should setup the M1_CK to decide the ADC sample frequency. Please see Table 5-9.

Table 5-9 ADC sample frequency selection table

M1_CK	ADC sample Frequency (ADCF)					
0	MCK/25					
1	MCK/50					





Beeper Clock

Table 5-10 beeper clock register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
14h	MCK	5	M7_CK	M6_CK	M5_CK		M3_CK	M2_CK	M1_CK	M0_CK	00000000
15h	PCK	4/5/7.5/10		ENPUMP			S_CH1	CK [1:0]	S_BEEP	S_PCK	00000000

FS98O21 has a Beeper Clock which is used as the buzzer source. (Please refer to Section 7.5 for how to use Buzzer) User could change the Beeper clock frequency by setting M0_CK, M1_CK, M3_CK and S_BEEP register flags according to Table 5-11, Table 5-12 and Table 5-13.

Table 5-11 MCK selection table

M3_CK	M0_CK	MCK
X	0	ICK
0	1	ECK
1	1	ECK/2

Table 5-12 CLK selection table

M1_CK	CLK
0	MCK
1	MCK/4

Table 5-13 beeper clock selection table

M0_CK	S_BEEP	Beeper Clock
X	0	CLK/250
0	1	CLK/375
1	1	ECK/8

Rev. 1.7 44/136



Table 5-14 shows the relation between clock signals and the register flags. Please see Table 5-14)

Table 5-14 register and the beeper clock selection table

M0_CK	M1_CK	M3_CK	S_BEEP	MCK	CLK	beep clock
1	0	0	1	32768	32768	4096
1	0	1	1	16384	16384	4096
1	1	0	1	32768	8192	4096
1	1	1	1	16384	4096	4096
0	0	0	0	1000000	1000000	4000
0	0	1	0	1000000	1000000	4000
0	0	0	1	1000000	1000000	2666.6667
0	0	1	1	1000000	1000000	2666.6667
0	1	0	0	1000000	250000	1000
0	1	1	0	1000000	250000	1000
0	1	0	1	1000000	250000	666.6667
0	1	1	1	1000000	250000	666.6667
1	0	0	0	32768	32768	131.072
1	0	1	0	16384	16384	65.536
1	1	0	0	32768	8192	32.768
1	1	1	0	16384	4096	16.384

Rev. 1.7 45/136



Voltage Doubler Operation Frequency

FS98O21 embeds a switching voltage regulator. Users can use $M0_CK$ and S_PCK register flags to decide the operation frequency as in Table 5-15 and Table 5-16.

Table 5-15 MCK selection table

M3_CK	M0_CK	MCK
X	0	ICK
0	1	ECK
1	1	ECK/2

Table 5-16 Voltage Doubler operation frequency selection table

M0_CK	S_PCK	Voltage Doubler Operation Frequency
0	0	MCK/200
0	1	MCK/100
1	X	ECK/32 (1024 HZ)

Rev. 1.7 46/136



Chopper Operation Amplifier Input Control Signal

The OPAMP embedded in FS98O21 has a chopper function to cancel the inverting and non-inverting sides voltage bias offsets. After the Chopper operation, OPAMP input voltage bias is removed. Users could setup the S_CH1CK[1:0] to choose the Chopper Control Signal. (Please see Table 5-17, Table 5-18 and Table 5-19)

Table 5-17 CLK selection table

M1_CK	CLK
0	MCK
1	MCK/4

Table 5-18 MCK selection table

M3_CK	M0_CK	MCK
X	0	ICK
0	1	ECK
1	1	ECK/2

Table 5-19 chopper control signal selection table

	S_CH1CK [1]	S_CH1CK [0]	Chopper Control Signal
	0	0	0
V	0	1	1
	1	0	CLK/500
	1	1	CLK/1000

Rev. 1.7 47/136



TMCLK -- Timer and LCD Module Input Clock

TMCLK is the clock for FS98O21 Timer and LCD Module. Users can use Table 5-20 to choose TMCLK frequency by setting the right values for $M5_CK$.

Table 5-20 TMCLK selection table

M5_CK	TMCLK (Timer and LCD Module input Clock)					
0	CLK/1000					
1	ECK/32					

Rev. 1.7 48/136



6. Timer Module and Watch Dog Timer

Table 6-1 Timer module and watch dog timer register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
04h	STATUS	1.11/3.4.2					TO		ı		00u00uuu
06h	INTF	3/6/7/9/10/11				TMIF	ı		-		00000000
07h	INTE	3/6/7/9/10/11	GIE			TMIE	-				0000000
0Dh	WDTCO N	6.3	WDTEN					W	WTS [2:0]		0uuuu000
0Eh	TMOUT	6.1	TMOUT [7:0]					00000000			
0Fh	TMCON	6.1	TRST				TMEN	11	NS [2:	0]	1uuu0000

The Registers are described as follows.

Register WDTCON at address 0Dh

property	R/W-0	U-X U-X	U-X U-X	R/W-0	R/W-0 R/W-0
WDTCON	WDTEN <		X		WTS [2:0]
	Rit7				RitO

Bit 7 WDTEN: Watch Dog Timer enable flag (Please refer to Section 6.2 for detail)

1 = Watch Dog Timer is enabled.

0 = Watch Dog Timer is disabled

Bit 2-0 WTS [2:0]: Watch Dog Timer counter 2 Input Selector (Please refer to Chapter 6.2 for details)

111 = Watch Dog Timer Counter 2 Input is WDTA[0]

110 = Watch Dog Timer Counter 2 Input is WDTA[1]

101 = Watch Dog Timer Counter 2 Input is WDTA[2]

100 = Watch Dog Timer Counter 2 Input is WDTA[3]

011 = Watch Dog Timer Counter 2 Input is WDTA[4]

010 = Watch Dog Timer Counter 2 Input is WDTA[5]

001 = Watch Dog Timer Counter 2 Input is WDTA[6]

000 = Watch Dog Timer Counter 2 Input is WDTA[7]

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 49/136



Register TMOUT at address 0Eh

property	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
TMOUT	TMOUT [7:0]									
	Bit7							Bit0		

Bit 7-0 TMOUT [7:0]: Timer module 8-bit counter output (Please refer to Section 6.1 for detail)

Register TMCON at address 0Fh

property	R/W-1	U-X	U-X	U-X	R/W-0	R/W-0	R/W-0	R/W-0	
TMCON	TRST				TMEN		INS [2:0]		
	Bit7				. 0			Bit0	_

- Bit 7 TRST: Timer Module reset flag (Please refer to Section 6.1 for detail)
 - 1 = Timer Module Counter works normally.
 - 0 = Timer Module Counter is reset.(After resetting the Counter, TRST will reset itself)
- Bit 3 TMEN: Timer Module enable flag (Please refer to Section 6.1 for detail)
 - 1 = Timer Module Counter will active.
 - 0 = Timer Module Counter will be disabled.
- Bit 2-0 INS [2:0]: Timer Module interrupt Signal Selector (Please refer to Chapter 6.1 for detail)
 - 111 = TMOUT[7] is selected as Timer Module interrupt Signal
 - 110 = TMOUT[6] is selected as Timer Module interrupt Signal
 - 101 = TMOUT[5] is selected as Timer Module interrupt Signal
 - 100 = TMOUT[4] is selected as Timer Module interrupt Signal
 - 011 = TMOUT[3] is selected as Timer Module interrupt Signal
 - 010 = TMOUT[2] is selected as Timer Module interrupt Signal
 - 001 = TMOUT[1] is selected as Timer Module interrupt Signal
 - 000 = TMOUT[0] is selected as Timer Module interrupt Signal

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 50/136



There are two timers in FS98O21: Timer Module and Watch Dog Timer. Please see the following sections for detail.

Timer Module

The Timer module has the following features:

- 8-bit Timer Counter
- Internal (1 MHZ) or External (32768HZ) clock selection
- Time out Interrupt Signal selection




Figure 6-1 FS98O21 timer module function block

Please see Figure 6-1. The input of Timer Module is TMCLK. (Please refer to Section 5.7 for the detailed setting) FS98O21 embeds a Frequency Divider in the Timer Module to divide the TMCLK by 4, and treats the divided clock signal as 8-bit counter input clock. When a user sets the Timer Module enable flag, the 8-bit counter will activate, and the TMOUT[7:0] will increase from 00h to 0FFh. User needs to setup INS (Timer Module interrupt Signal Selector) to select the time out interrupt signal. When timer out event happens, the interrupt Flag will set itself and the program counter will jump to 04h for ISR (Interrupt Service Routine)

Rev. 1.7 51/136



6..1 Timer module interrupt

Table 6-2 timer module interrupt register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
06h	INTF	3/6/7/9/10/11				TMIF		I		ı	00000000
07h	INTE	3/6/7/9/10/11	GIE			TMIE	(-		-	00000000
0Eh	TMO UT	6.1				Т	TUOM	7:0]			00000000
0Fh	TMC ON	6.1	TRST				TMEN	^	INS [2:0]		1uuu0000

Operation:

- Operate as Section 5.7 to setup the TMCLK for Timer module input
- Setup the INS[2:0] to select timer interrupt source. Please see Table 6-3. Set the TMIE and GIE register flags to enable the Timer interrupt. 2. 3.
- Set the TMEN register flag to enable Timer module 8-bit counter. 4.
- 5. Clear the TRST register flag to reset the Timer module 8-bit counter
- When time out event happens, TMIF register flag will reset itself, and the program counter will reset to 04h

Table 6-3 timer selection table

INS[2:0]	interrupt source	Time at TMCLK=1024Hz (ECK/32)
000	TMOUT[0]	1/128 sec.
001	TMOUT[1]	1/64 sec.
010	TMOUT[2]	1/32 sec.
011	TMOUT[3]	1/16 sec.
100	TMOUT[4]	1/8 sec.
101	TMOUT[5]	1/4 sec.
110	TMOUT[6]	1/2 sec.
111	TMOUT[7]	1 sec.

Rev. 1.7 52/136



6..2 Using Timer with External/Internal Clock

The user could see the Table 6-4, 6-5, 6-6 and 6-7 to setup related registers to decide the clock source.

Table 6-4 external timer setup register table

Address	Name	Detail on Chapter	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
14h	MCK	5	M7_CK	M6_CK	M5_CK		M3_CK	M2_CK	M1_CK	M0_CK	00000000

Table 6-5 CLK selection table

M1_CK	CLK
0	MCK
1	MCK/4

Table 6-6 MCK selection table

M3_CK	M0_CK	MCK
X	0	ICK
0	1	ECK
1	1	ECK/2

Table 6-7 TMCLK selection table

M5_CK	TMCLK (Timer and LCD Module input Clock)
0	CLK/1000
1	ECK/32

Rev. 1.7 53/136



Users can use Table 6-8 to select TMCLK clock source based on M0_CK, M1_CK, M3_CK and M5_CK register flag.

Table 6-8 registers and timer selection table

M0_CK	M1_CK	M3_CK	M5_CK	MCK	CLK	TMCLK
0	0	0	1	1000000	1000000	1024
0	0	1	1	1000000	1000000	1024
0	1	0	1	1000000	500000	1024
0	1	1	1	1000000	500000	1024
1	0	0	1	32768	32768	1024
1	1	0	1	32768	16384	1024
1	0	1	1	16384	16384	1024
1	1	1	1	16384	8192	1024
0	0	0	0	1000000	1000000	1000
0	0	1	0	1000000	1000000	1000
0	1	0	0	1000000	500000	500
0	1	1	0	1000000	500000	500
1	0	0	0	32768	32768	32.768
1	1	0	0	32768	16384	16.384
1	0	1	0	16384	16384	16.384
11	1	1	0	16384	8192	8.192

Rev. 1.7 54/136



Watch Dog Timer




Figure 6-2 watch dog timer function block

Please see Figure 6-2. WDT (Watch Dog Timer) is used to prevent the program from being out of control by any uncertain reason. When WDT is active, it will reset the CPU when the WDT timeout. Generally, the program run in FS98O21 needs to reset the WDT before the WDT times out every time to reset the CPU. When some trouble happens, the program will be reset to the general situation by WDT and the program won't reset the WDT in that situation.

The input of Watch Dog Timer is WDTEN and WDTS[2:0] register flags. The output of Watch Dog Timer is TO register flag. When a user sets the WDTEN, the embedded Watch Dog Timer Oscillator (3 KHZ) will become active, and the generated clock will be pushed into the "8-bit counter 1" as shown in Figure 6-2. The output of the "8-bit counter 1", WDTA[7:0], is a virtual signal which is sent to one multiplexer. The multiplexer is controlled by the register flags, WDTS[2:0]. The output signal is used as the "8-bit Counter 2" clock input. When "8-bit Counter 2" overflows, it will send WDTOUT to reset the CPU (Program Counter will jump to 00 to reset the program) and set TO flag. Users could reset the WDT by the instruction – CLRWDT.

Table 6-9 watch dog timer register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
04h	STATUS	1.11/3.4.2					TO				00u00uuu
0Dh	WDTCON	6.3	WDTEN					V	/DTS [2	2:0]	0uuuu000

Operation:

- 1. Setup the WDTS[2:0] to decide the WDT timeout frequency.
- 2. Set WDTEN register flag to enable the WDT.
- 3. Process the CLRWDT instruction to reset the WDT in the program.

Rev. 1.7 55/136



7. I/O Port

Table 7-1 FS98O21 I/O port register table

Address	Name	Detail on Chapter	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
06h	INTF	3/6/7/9/10/11					I2CIF	-	E1IF	E0IF	00000000
07h	INTE	3/6/7/9/10/11	GIE				12CIE	ı	E1IE	E0IE	00000000
20h	PT1	7		PT1 [7:0]							uuuuuuu
21h	PT1EN	7		PT1EN [7:0]							00000000
22h	PT1PU	7		PT1PU [7:0]					00000000		
23h	AIENB1	7	AIEN	B[7:6]			AIENI	B[5:0]			00000000
24h	PT2	7				PT2	[7:0]				uuuuuuu
25h	PT2EN	7				PT2EI	V [7:0]				00000000
26h	PT2PU	7				PT2PI	J [7:0]				00000000
27h	PT2MR	7.2/7.5/8	BZEN			PM1E N	E1M	[1:0]	E0M	I[1:0]	00000000
37h	PT2OCB	9				PT2O	PT2OC[4:3]		uuu11uuu		

The GPIO (General Purpose Input Output) in a micro-controller is used for general purpose input or output function. Users could use these ports to get digital signal or transmit data to any other digital device. Some GPIOs in FS98O21 are also defined for other special functions. In this Chapter, the GPIO will be illustrated as the GPIO function. The special functions defined in the GPIO will be illustrated in the following Chapters.

Rev. 1.7 56/136



Register PT1 at address 20h

property	R/W-X							
PT1				PT1	7:0]			
	Bit7							Bit0

Bit 7-0 PT1[7:0]: GPIO Port 1 data flag (Please refer to Section 7.1 for detail)

PT1[7] = GPIO Port 1 bit 7 data flag

PT1[6] = GPIO Port 1 bit 6 data flag

PT1[5] = GPIO Port 1 bit 5 data flag

PT1[4] = GPIO Port 1 bit 4 data flag

PT1[3] = GPIO Port 1 bit 3 data flag

PT1[2] = GPIO Port 1 bit 2 data flag

PT1[1] = GPIO Port 1 bit 1 data flag

PT1[0] = GPIO Port 1 bit 0 data flag

Register PT1EN at address 21h

property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PT1EN			<u> </u>	PT1EN	[7:0]			
	Rit7							Rit∩

Bit 7-0 PT1EN [7:0]: GPIO Port 1 Input / Output control flag (Please refer to Section 7.1 for detail)

PT1EN[7] = GPIO Port 1 bit 7 I/O control flag; 0 = defined as input port, 1 = defined as output port PT1EN[6] = GPIO Port 1 bit 6 I/O control flag; 0 = defined as input port, 1 = defined as output port PT1EN[5] = GPIO Port 1 bit 5 I/O control flag; 0 = defined as input port, 1 = defined as output port PT1EN[4] = GPIO Port 1 bit 4 I/O control flag; 0 = defined as input port, 1 = defined as output port PT1EN[3] = GPIO Port 1 bit 3 I/O control flag; 0 = defined as input port, 1 = defined as output port PT1EN[2] = GPIO Port 1 bit 2 I/O control flag; 0 = defined as input port, 1 = defined as output port PT1EN[1] = GPIO Port 1 bit 1 I/O control flag; 0 = defined as input port, 1 = defined as output port PT1EN[0] = GPIO Port 1 bit 0 I/O control flag; 0 = defined as input port, 1 = defined as output port

property

R = Readable bit W = Writable bit	U = unimplemented bit	
- n = Value at Power On '1' = Bit is Set Reset	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 57/136



Register PT1PU at address 22h

property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PT1PU				PT1PU	J [7:0]			
	Rit7							Rit∩

Bit 7-0 PT1PU [7:0]: GPIO Port 1 Pull up resistor enable flag (Please refer to Section 7.1 for detail)

PT1EN[6] = GPIO Port 1 bit 7 control flag; 0 = Pull up resistor is disconnected, 1 = with Pull up resistor PT1EN[6] = GPIO Port 1 bit 6 control flag; 0 = Pull up resistor is disconnected, 1 = with Pull up resistor PT1EN[5] = GPIO Port 1 bit 5 control flag; 0 = Pull up resistor is disconnected, 1 = with Pull up resistor PT1EN[4] = GPIO Port 1 bit 4 control flag; 0 = Pull up resistor is disconnected, 1 = with Pull up resistor PT1EN[3] = GPIO Port 1 bit 3 control flag; 0 = Pull up resistor is disconnected, 1 = with Pull up resistor PT1EN[2] = GPIO Port 1 bit 2 control flag; 0 = Pull up resistor is disconnected, 1 = with Pull up resistor PT1EN[1] = GPIO Port 1 bit 1 control flag; 0 = Pull up resistor is disconnected, 1 = with Pull up resistor PT1EN[0] = GPIO Port 1 bit 0 control flag; 0 = Pull up resistor is disconnected, 1 = with Pull up resistor

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 58/136



Register AIENB1 at address 23h

property R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

AIENB1 AIENB[7:6] AIENB[5:0]

Bit7

Bit0

Bit 7-6 AIENB1[7:6]: GPIO Port 1 Read Control flag (Please refer to Section 7.1 for detail)

AIENB1[7] = GPIO Port 1 bit 7 Read control flag; 0 = disable Read function, 1 = Enable Read function

AIENB1[6] = GPIO Port 1 bit 6 Read control flag; 0 = disable Read function, 1 = Enable Read function

Bit 5-0 AIENB1[5:0]: GPIO Port 1 Analog / Digital control flag (Please refer to Section 7.1 for detail)

AIENB1[5] = GPIO Port 1 bit 5 D/A flag; 0 = defined as Analog channel, 1 = defined as Digital channel

AIENB1[4] = GPIO Port 1 bit 4 D/A flag; 0 = defined as Analog channel, 1 = defined as Digital channel

AIENB1[3] = GPIO Port 1 bit 3 D/A flag; 0 = defined as Analog channel, 1 = defined as Digital channel

AlENB1[2] = GPIO Port 1 bit 2 D/A flag; 0 = defined as Analog channel, 1 = defined as Digital channel

AIENB1[1] = GPIO Port 1 bit 1 D/A flag; 0 = defined as Analog channel, 1 = defined as Digital channel

AIENB1[0] = GPIO Port 1 bit 0 D/A flag; 0 = defined as Analog channel, 1 = defined as Digital channel

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 59/136



Register PT2 at address 24h

property	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X
PT2	PT2 [7:0]							
	Bit7							Bit0

PT2[7] = GPIO Port 2 bit 7 data flag

Bit 7-0 PT2[7:0]: GPIO Port 2 data flag

PT2[6] = GPIO Port 2 bit 6 data flag

PT2[5] = GPIO Port 2 bit 5 data flag

PT2[4] = GPIO Port 2 bit 4 data flag

PT2[3] = GPIO Port 2 bit 3 data flag

PT2[2] = GPIO Port 2 bit 2 data flag

PT2[1] = GPIO Port 2 bit 1 data flag

PT2[0] = GPIO Port 2 bit 0 data flag

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown



Register PT2EN at address 25h

property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PT2EN	PT2EN [7:0]							
	Bit7							Bit0

Bit 7-0 PT2EN [7:0]: GPIO Port 2 Input / Output control flag

PT2EN[6] = GPIO Port 2 bit 7 I/O control flag; 0 = defined as input port, 1 = defined as output port PT2EN[6] = GPIO Port 2 bit 6 I/O control flag; 0 = defined as input port, 1 = defined as output port PT2EN[5] = GPIO Port 2 bit 5 I/O control flag; 0 = defined as input port, 1 = defined as output port PT2EN[4] = GPIO Port 2 bit 4 I/O control flag; 0 = defined as input port, 1 = defined as output port PT2EN[3] = GPIO Port 2 bit 3 I/O control flag; 0 = defined as input port, 1 = defined as output port PT2EN[2] = GPIO Port 2 bit 2 I/O control flag; 0 = defined as input port, 1 = defined as output port PT2EN[1] = GPIO Port 2 bit 1 I/O control flag; 0 = defined as input port, 1 = defined as output port PT2EN[0] = GPIO Port 2 bit 0 I/O control flag; 0 = defined as input port, 1 = defined as output port

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 61/136



Register PT2PU at address 26h

	R/W-0							

PT2PU		PT2PU [7:0]	
	Bit7		Bit0

Bit 7-0 PT2PU [7:0]: GPIO Port 2 Pull up resistor enable flag

PT2PU[6] = GPIO Port 2 bit 7 control flag; 0 = Pull up resistor is disconnect, 1 = with Pull up resistor PT2PU[6] = GPIO Port 2 bit 6 control flag; 0 = Pull up resistor is disconnect, 1 = with Pull up resistor PT2PU[5] = GPIO Port 2 bit 5 control flag; 0 = Pull up resistor is disconnect, 1 = with Pull up resistor PT2PU[4] = GPIO Port 2 bit 4 control flag; 0 = Pull up resistor is disconnect, 1 = with Pull up resistor PT2PU[3] = GPIO Port 2 bit 3 control flag; 0 = Pull up resistor is disconnect, 1 = with Pull up resistor PT2PU[2] = GPIO Port 2 bit 2 control flag; 0 = Pull up resistor is disconnect, 1 = with Pull up resistor PT2PU[1] = GPIO Port 2 bit 1 control flag; 0 = Pull up resistor is disconnect, 1 = with Pull up resistor PT2PU[0] = GPIO Port 2 bit 0 control flag; 0 = Pull up resistor is disconnect, 1 = with Pull up resistor

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 62/136



Register PT2MR at address 27h

R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 property PT2MR PM1EN **BZEN** E1M[1:0] E0M[1:0] Bit7

Bit0

- Bit 7 BZEN: Buzzer enable flag (Please refer to Section 7.5 for detail)
 - 1 = Buzzer function is enabled, GPIO Port 2 bit 7 is defined as Buzzer output.
 - 0 = Buzzer function is disabled, GPIO Port 2 bit 7 is defined as GPIO.
- Bit 4 PM1EN: PDM Module enable flag (Please refer to Chapter 8 for detail)
 - 1 = PDM Module is enabled, GPIO Port 2 bit 2 is defined as PDM output.
 - 0 = PDM Module is disabled, GPIO Port 2 bit 2 is defined as GPIO.
- Bit 3-2 E1M[1:0]: GPIO Port 2 bit 1 interrupt trigger mode (Please refer to Section 7.2 for detail)
 - 11 = External Interrupt 1 (GPIO Port 2 bit 1) is triggered at state change
 - 10 = External Interrupt 1 (GPIO Port 2 bit 1) is triggered at state change
 - 01 = External Interrupt 1 (GPIO Port 2 bit 1) is triggered at positive edge
 - 00 = External Interrupt 1 (GPIO Port 2 bit 1) is triggered at negative edge
- Bit 1-0 EOM[1:0]: GPIO Port 2 bit 0 interrupt trigger mode (Please refer to Section 7.2 for detail)
 - 11 = External Interrupt 0 (GPIO Port 2 bit 0) is triggered at state change
 - 10 = External Interrupt 0 (GPIO Port 2 bit 0) is triggered at state change
 - 01 = External Interrupt 0 (GPIO Port 2 bit 0) is triggered at positive edge
 - 00 = External Interrupt 0 (GPIO Port 2 bit 0) is triggered at negative edge

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 63/136



Register PT2OCB at address 37h

property	U-X	U-X	U-X	R/W-1	R/W-1	U-X	U-X	U-X	
PT2OCB				PT2O	C[4:3]				
	Bit7							Bit0	

Bit 4-3 PT2OC[4:3]: GPIO Port 2 Open Drain control flag


PT2OC[4] = GPIO Port 2 bit 4 Open Drain control flag; 0 = normal digital I/O, 1 = Open Drain Control PT2OC[3] = GPIO Port 2 bit 3 Open Drain control flag ; 0 = normal digital I/O, 1 = Open Drain Control

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power	On '1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown
Reset			

Rev. 1.7 64/136





Digital I/O Port with Analog Input Channel Shared: PT1[7:0]

Figure 7-1 PT1[7:0] function block

GPIO Port 1 (PT1[7:0]) function block is shown in Figure 7-1. The main function of the GPIO is for data exchange between the Data bus and the ports. Users could control the PT1EN[7:0] register flags to decide the input and output direction. The input and output function and the related functions are explained as follows:

Input:

GPIO Port 1 Bit0 to Bit5 (PT1[5:0]) could be used to get both the digital signal and the analog signal. User should control the AIENB[5:0] register flags to decide the input type. If user sets the AIENB, the AND gate embedded in the GPIO Port1 will allow the digital data to connect to the data bus. Otherwise, the Input signals will be defined as analog signals and sent to the related function blocks (ADC, OPAMP...etc)

GPIO Port 1 Bit6 and Bit7 (PT1[7:6]) could be used to get the digital signal only.

Output

FS98O21 sends the digital data out by an embedded D Flip Flop. When the program sends data out through PT1, the data will be sent to data bus first, and then the D Flip Flop will latch the signal for PT1 output while the Write signal and AR (FS98O21 internal device address pointer) is pointed to PT1.

Pull up resistor

FS98O21 embeds an internal pull up resistor function in PT1 with about 1000k ohm resistor⁸. Users could control the PT1PU[7:0] register flags to decide the connections to pull up resistor. When a port is connected to the pull up resistor, the input data is, by default, assigned to high (data 1).

Address	Name	Detail on Chapter	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0							Value on Power on Reset	
20h	PT1	7		PT1 [7:0]								
21h	PT1EN	7				PT1	EN [7:0]			00000000	
22h	PT1PU	7		PT1PU [7:0]								
23h	AIENB1	7	AIENB	3[7:6]			AlE	NB[5:0]			00000000	

Table 7-2 PT1 register table

Rev. 1.7

-

⁸ The pull up current is about 10uA. Remember to disable PT1PU before program falls into Sleep mode.



Read data Operation


- Clear the PT1EN[n]⁹ register flags. The PT1[n] will be defined as an input port.
- 2. Set the PT1PU[n] register as required. The PT1[n] will be connected to an internal pull up resistor.
- 3. Set the AIENB[n] register flags if the input signals are analog signals.(n = 7 to 0)
- 4. Clear the AIENB[n] register flags if the input signals are analog signals. (n = 5 to 0^{10})
- 5. The VDDA Regulator must be enabled first, and then the AIN0~AIN5 can work correctly. (Please refer to Chapter 4)
- 6. After the signal input from outside, users can get the data through PT1[n]

Write data Operation

- 1. Set the PT1EN[n] register flags. The PT1[n] will be defined as an output port.
- 2. Set the PT1PU[n] register as required. The PT1[n] will be connected to an internal pull up resistor.
- 3. Set the PT1[n] to output the data. The embedded D Flip Flop will latch the data till PT1[n] is changed.

Notice Operation

- 1. To keep low operation current in SLEEP mode, set AIENB[7:0] to let the PT1 be floating.
- 2. Parallel a small resistor (about 10k ohm) between ports and VDD to increase the possible output current when the PT1PU[n] is set.






Figure 7-2 PT2[0] PT2[1] function block

GPIO Port 2 Bit1 and Bit 0 (PT2[1:0]) function block is shown in Figure 7-2. The main function of the GPIO is input and output data between the Data bus and the ports. Users could control the PT2EN[1:0] register flags to decide the input output direction. The input and output function and the related functions are explained as follows:

Rev. 1.7

.

⁹ n means the bits indexes user want to control

 $^{^{\}rm 10}\,$ PT1 bit6 and bit7 could only be defined as digital signal input.



Input:

GPIO Port 2 Bit1 and Bit0 (PT2[1:0]) could be the external interrupt ports as INT1 and INT0 or be the general I/O ports. User should control INTE register E0IE and E1IE flags to decide if the interrupt is enabled. The interrupt trigger mode is selected by E0M[1:0] and E1M[1:0] register flags. The input port has a Schmitt trigger in it, and the up/down trigger voltage level is 0.45VDD/0.2VDD.

Output

FS98O21 sends the digital data out by an embedded D Flip Flop. When the program sends data out through PT2, the data will be sent to data bus first, and then the D Flip Flop will latch the signal for PT2 output while the Write signal and AR (FS98O21 internal device address pointer) is pointed to PT2.

Pull up resistor

FS98O21 embeds an internal pull up resistor function in PT2 with about 1000k ohm resistor ¹¹. Users could control the PT2PU[1:0] register flags to decide the connections to pull up resistor. When a port is connected to the pull up resistor, the input data is, by default, assigned to high (data 1).

 $^{^{11}}$ The pull up current is about 10uA. Remember to disable PT1PU before program falls into Sleep mode.



Table 7-3 PT2 register ta	ble
---------------------------	-----

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
06h	INTF	3/6/7/9/10/11					-	-	E1IF	EOIF	00000000
07h	INTE	3/6/7/9/10/11	GIE	GIE				-	E1IE	E0IE	0000000
24h	PT2	7				PT2	[7:0]				uuuuuuu
25h	PT2E N	7				PT2E	N [7:0]				00000000
26h	PT2P U	7		PT2PU [7:0]							00000000
27h	PT2M R	7.2/7.5/8					E1M	[1:0]	E0M	[1:0]	0000000

Read data Operation

- 1. Clear the PT2EN[n] 12 register flags. The PT2[n] will be defined as an input port.
- 2. Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.
- 3. After the signal input from outside, user could get the data through PT2[n]

Write data Operation

- 1. Set the PT2EN[n] register flags. The PT2[n] will be defined as an output port.
- 2. Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.
- 3. Set the PT2[n] to output the data. The embedded D Flip Flop will latch the data till PT2[n] is changed.

External Interrupt Operation (negative edge trigger for example)

- 1. Clear the PT2EN[n] register flags. The PT2[n] will be defined as an input port.
- 2. Set the PT2PU[n] register. The PT2[n] will be connected to an internal pull up resistor.
- 3. Set the E0M[1:0] as 00 to define INT0 interrupt trigger mode as "negative edge trigger".
- 4. Set the E1M[1:0] as 00 to define INT1 interrupt trigger mode as "negative edge trigger".

Notice Operation

1. Parallel a small resistor (about 10k ohm) between ports and VDD to increase the possible output current when the PT2PU[n] is set.

Rev. 1.7 68/136

 $^{^{12}\,}$ n means the bits indexes user want to control



Databus[7:0] PT2PU[2] D Q AR==PT2 LOAD Write CK PT2EN[2]

Digital I/O Port or PDM Output: PT2[2]

Figure 7-3 PT2[2] function block

GPIO Port 2 Bit2 (PT2[2]) function block is shown in Figure 7-3. The main function of the GPIO is input and output data between the Data bus and the ports. User could control the PT2EN[2] register flags to decide the input output direction. The input and output function and the related functions are explained as follows:

Input

GPIO Port 2 Bit2 (PT1[2]) could be the PDM (Pulse Density Modulator) output port or be the general I/O port. User should setup PM1EN register flag to decide if the PDM is enabled. The detailed PDM usage is described in Chapter 8.

The input port has a Schmitt trigger in it, and the up/down trigger voltage level is 0.45VDD/0.2VDD.

Output

FS98O21 sends the digital data out by an embedded D Flip Flop. When the program sends data out through PT2, the data will be sent to data bus first, and then the D Flip Flop will latch the signal for PT2 output while the Write signal and AR (FS98O21 internal device address pointer) is pointed to PT2.

Pull up resistor

FS98O21 embeds an internal pull up resistor function in PT2 with about 1000k ohm resistor ¹³. Users could control the PT2PU[2] register flags to decide the connection to pull up resistor. When a port is connected to the pull up resistor, the input data is, by default, assigned to high (data 1).

¹³ The pull up current is about 10uA. Remember to disable PT1PU before program falls into Sleep mode.



Table 7-4 PT2 register table

Address	Name	Detail on Chapter	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 V							Value on Power on Reset	
24h	PT2	7		PT2 [7:0]								
25h	PT2EN	7				PT2E	N [7:0]				00000000	
26h	PT2PU	7		PT2PU [7:0]								
27h	PT2MR	7.2/7.5/8		DM4EN								

Read data Operation

- 1. Clear the PT2EN[n]¹⁴ register flags. The PT2[n] will be defined as an input port.
- 2. Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.
- 3. After the signal input from outside, user could get the data through PT2[n]

Write data Operation

- 1. Set the PT2EN[n] register flags. The PT2[n] will be defined as an output port.
- 2. Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.
- 3. Set the PT2[n] to output the data. The embedded D Flip Flop will latch the data till user change PT2[n].


Notice Operation

1. Parallel a small resistor (about 10k ohm) between ports and VDD to increase the possible output current when the PT2PU[n] is set.

Rev. 1.7 70/136

¹⁴ n means the bits indexes user want to control





Digital I/O Port or I2C Serial Port : PT2[3]/SDA, PT2[4]/SCL

Figure 7-4 PT2[3] PT2[4] function block

GPIO Port 2 Bit4 and Bit 3 (PT2[4:3]) function block is shown in Figure 7-4. The main function of the GPIO is input and output data between the Data bus and the ports. Users could control the PT2EN[4:3] register flags to decide the input output direction. The input and output function and the related functions are explained as follows:

Input:

GPIO Port 2 Bit4 and Bit3 (PT2[4:3]) could be the I2C Module SCL and SDA ports or be the general I/O ports. User should setup I2CEN register flag to decide the I2C Module is enabled or not. The detailed I2C Module usage is described in Chapter 9.

The input port has a Schmitt trigger in it, and the up/down trigger voltage level is 0.45VDD/0.2VDD.

Output

FS98O21 sends the digital data out by an embedded D Flip Flop. When the program sends data out through PT2, the data will be sent to data bus first, and then the D Flip Flop will latch the signal for PT2 output while the Write signal and AR (FS98O21 internal device address pointer) is pointed to PT2.

Pull up resistor

FS98O21 embeds an internal pull up resistor function in PT2 with about 1000k ohm resistor ¹⁵. User could control the PT2PU[4:3] register flags to decide the connections to pull up resistor. When a port is connected to the pull up resistor, the input data is, by default, assigned to high (data 1).

Open Drain Control

FS98O21 embeds an internal Open Drain Control function in PT2[4:3]. Users could control the PT2OC[4:3] register flags to decide if the Open Drain Control function is enabled. When the user assigns these 2 ports to be SCL and SDA, PT2OC[4:3] should be set. Please refer to Chapter 9.

Rev. 1.7 71/136

¹⁵ The pull up current is about 10uA. Remember to disable PT1PU before program falls into Sleep mode.



Table 7-5 PT2 register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
24h	PT2	7		PT2 [7:0]							иииииии
25h	PT2EN	7				PT2	EN [7:	0]			00000000
26h	PT2PU	7		PT2PU [7:0]							00000000
37h	PT2OCB	9		PT2OC[4:3]						uuu11uuu	

Read data Operation

- 1. Clear the PT2EN[n]¹⁶ register flags. The PT2[n] will be defined as an input port.
- 2. Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.
- 3. Set the PT2OC[n] register as required. The PT2[n] will be connected to an internal pull low resistor.
- 4. After the signal input from outside, user could get the data through PT2[n]

Write data Operation

- 1. Set the PT2EN[n] register flags. The PT2[n] will be defined as an output port.
- 2. Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.
- 3. Set the PT2OC[n] register as required. The PT2[n] will be connected to an internal pull low resistor.
- 4. Set the PT2[n] to output the data. The embedded D Flip Flop will latch the data till PT2[n] is changed.

Notice Operation

- 1. Parallel a small resistor (about 10k ohm) between ports and VDD to enlarge the possible output current when the PT2PU[n] is set.
- The Pull up resistor function and the Open drain control function should NOT be enabled at the same time.

Rev. 1.7 72/136

 $^{^{16}\,}$ n means the bit index that a user want to control



Digital I/O Port: PT2[6:5]




Figure 7-5 PT2[6:5] function block

GPIO Port 2 Bit 6 and Bit 5 (PT2[6:5]) function block is shown in Figure 7-5. The main function of the GPIO is input and output data between the Data bus and the ports. Users could control the PT2EN[4:3] register flags to decide the input output direction. The input and output function are explained as follows:

Input

GPIO Port 2 Bit 6 and Bit 5 (PT2[6:5]) could only be the general I/O ports. The input port has a Schmitt trigger in it, and the up/down trigger voltage level is 0.45VDD/0.2VDD.

Output

FS98O21 sends the digital data out by an embedded D Flip Flop. When the program sends data out through PT2, the data will be sent to data bus first, and then the D Flip Flop will latch the signal for PT2 output while the Write signal and AR (FS98O21 internal device address pointer) is pointed to PT2.

Pull up resistor

FS98O21 embeds an internal pull up resistor function in PT2 with about 1000k ohm resistor¹⁷. User could control the PT2PU[4:3] register flags to set the connections to pull up resistor. When a port is connected to the pull up resistor, the input data is, by default, assigned to high (data 1).

 $^{^{17}}$ The pull up current is about 10uA. Remember to disable PT1PU before program falls into Sleep mode.



Table 7-6 PT2 register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
24h	PT2	7	PT2 [7:0]					PT2 [7:0] uuuuuuuu			
25h	PT2EN	7		PT2EN [7:0]							00000000
26h	PT2PU	7		PT2PU [7:0]					00000000		
27h	PT2MR	7.2/7.5/8	BZEN				-	-	-	-	00000000

Read data Operation

- 1. Clear the PT2EN[n]¹⁸ register flags. The PT2[n] will be defined as an input port.
- 2. Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.
- 3. After the signal input from outside, user could get the data through PT2[n]

Write data Operation

- 1. Set the PT2EN[n] register flags. The PT2[n] will be defined as an output port.
- 2. Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.
- 3. Set the PT2[n] to output the data. The embedded D Flip Flop will latch the data till PT2[n] is changed.

Notice Operation

1. Parallel a small resistor (about 10k ohm) between ports and VDD to increase the possible output current when the PT2PU[n] is set.

Rev. 1.7 74/136

 $^{^{18}\,}$ n means the bits indexes user want to control



Databus[7:0] PT2PU[7] D Q AR==PT2 LOAD Write CK PT2EN[7] READ&AR==PT2

Digital I/O Port or Buzzer Output : PT2[7]

Figure 7-6 PT2[7] function block

GPIO Port 2 Bit2 (PT2[2]) function block is shown in Figure 7-6. The main function of the GPIO is input and output data between the Data bus and the ports. Users could control the PT2EN[2] register flags to decide the input output direction. The input and output function and the related functions are explained as follows:

Input

GPIO Port 2 Bit2 (PT1[2]) could be the Buzzer output port or be the general I/O port. User should setup BZEN register flag to decide if the Buzzer output is enabled. The detailed Buzzer usage is described in Section 5.4.

Output

FS98O21 sends the digital data out by an embedded D Flip Flop. When the program sends data out through PT2, the data will be sent to data bus first, and then the D Flip Flop will latch the signal for PT2 output while the Write signal and AR (FS98O21 internal device address pointer) is pointed to PT2.

Pull up resistor

FS98O21 embeds an internal pull up resistor function in PT2 with about 1000k ohm resistor ¹⁹. User could control the PT2PU[2] register flags to set the connection to pull up resistor. When a port is connected to the pull up resistor, the input data is, by default, assigned to high (data 1).

Rev. 1.7 75/136

¹⁹ The pull up current is about 10uA. Remember to disable PT1PU before program falls into Sleep mode.

76/136



Table 7-7 PT2[7] register table

Addr ess	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
24h	PT2	7		PT2 [7:0]							uuuuuuu
25h	PT2E N	7		PT2EN [7:0]							00000000
26h	PT2P U	7				PT2	2PU [7:0]				00000000

Read data Operation

- 1. Clear the PT2EN[n]²⁰ register flags. The PT2[n] will be defined as an input port.
- 2. Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.
- 3. After the signal input from outside, user could get the data through PT2[n]

Write data Operation

- 1. Set the PT2EN[n] register flags. The PT2[n] will be defined as an output port.
- 2. Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.
- 3. Set the PT2[n] to output the data. The embedded D Flip Flop will latch the data till PT2[n] is changed.

Buzzer Output Operation

- 1. Set the PT2EN[7] register flags. The PT2[7] will be defined as an output port.
- 2. Please refer to Section 5.4 for the Buzzer Clock setting.
- 3. Set the BZEN register flag. The PT2[7] will become the buzzer output port.
- 4. Connect a buzzer to PT2 bit7. The Buzzer will work correctly.

Notice Operation

1. Parallel a small resistor (about 10k ohm) between ports and VDD to increase the possible output current when the PT2PU[n] is set.

 $^{^{20}\,}$ n means the bits indexes user want to control



8. PDM (Pulse Density Modulator) Module

Please see Figure 8-1 and Figure 8-2. The GPIO port 2 bit 2 (PT2[2]) could be defined as either PDM module output or General purpose I/O. User could control the PDMEN register flags to decide the definition. The PDM module is the function FS98O21 uses for implementing the PWM (Pulse Width Modulation). Its working flowchart and usage will be described in this Chapter. First of all, a user needs to setup the PMCS register flag to decide the PDM CLK which is generated by a Frequency divider from the MCK²¹. Then, the PDM CLK will be divided into 16 internal clock signals named PDM15, PDM14,..., PDM0. Finally, the user should control the PMD1 (PMD1H and PMD1L) register flag to do the combination of these 16 internal clock signals. For example, if the PMD1 is set as 1228h, the output signal is assigned to be the combination of PDM12, PDM9, PDM5 and PDM3. If the PMD1 is set as 6000h, the output signal is assigned to be the combination of PDM14 and PDM13 (please refer to the following figure). The PMD1 value could be assigned from 0 to 65535, and the output signal duty cycle could be from 0 to 65535/65536. For example, when user sets the PMD1 as 6000h (24576), the equivalent PWM duty cycle is 24576/65536.




Figure 8-1 FS98O21 PDM module function block

Rev. 1.7 77/136

²¹ Please refer to Chapter 5 for MCK detailed information.

The PDM couldn't generate signal as duty cycle 1, user needs to define the port as General purpose I/O and keep it at high voltage level (data 1) manually to represent Duty Cycle 1.






Figure 8-2 PDM module signal generation

Rev. 1.7 78/136

Bit0



Table 8-1 PDM module register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
27h	PT2MR	7.2/7.5/8		PM1EN				00000000			
30h	PMD1H	8				PMD1	[15:8]				00000000
31h	PMD1L	8		PMD1[7:0]					00000000		
36h	PMCON	8		PDMEN PMCS[2:0]				00000000			

Register PT2MR at address 27h

U-0 property U-0 U-0 U-0 R/W-0 U-0 U-0 U-0 PT2MR PM1EN Bit7 Bit0

Bit 4 PM1EN: PT2[2] output multiplexer (Please refer to Section 7.3 for details)

1 = GPIO Port 2 bit 2 (PT2[2]) is defined as PDM output.

0 = GPIO Port 2 bit 2 (PT2[2]) is defined as GPIO.

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Register PMD1H at address 30h

R/W-0 R/W-0 R/W-0 R/W-0 property R/W-0 R/W-0 R/W-0 R/W-0 PMD1H PMD1[15:8] Bit7

Rev. 1.7 79/136



Register PMD1L at address 31h

PMD1L				PMD1	[7:0]			
property	R/W-0							

Bit7 Bit0

Bit 15-0 PMD1[15:0]: PDM Module Data output Control Register

PMD1[15] = PDM15 (PDM CLK/2¹)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD1[14] = PDM14 (PDM CLK/2²)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD1[13] = PDM13 (PDM CLK/2³)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD1[12] = PDM12 (PDM CLK/2⁴)Signal Combination enable flag. 0 = Enable; 1 = Disable PMD1[11] = PDM11 (PDM CLK/2⁵)Signal Combination enable flag. 0 = Enable; 1 = Disable PMD1[10] = PDM10 (PDM CLK/2⁶)Signal Combination enable flag. 0 = Enable; 1 = Disable $PMD1[9] = PDM9 (PDM CLK/2^7)Signal Combination enable flag. 0 = Enable; 1 = Disable$ PMD1[8] = PDM8 (PDM CLK/2⁸)Signal Combination enable flag. 0 = Enable; 1 = Disable PMD1[7] = PDM7 (PDM CLK/2⁹)Signal Combination enable flag. 0 = Enable; 1 = Disable PMD1[6] = PDM6 (PDM CLK/2¹⁰)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD1[5] = PDM5 (PDM CLK/2¹¹)Signal Combination enable flag. 0 = Enable; 1 = Disable PMD1[4] = PDM4 (PDM CLK/2¹²)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD1[3] = PDM3 (PDM CLK/2¹³)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD1[2] = PDM2 (PDM CLK/2¹⁴)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD1[1] = PDM1 (PDM CLK/2¹⁵)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD1[0] = PDM0 (PDM CLK/2¹⁶)Signal Combination enable flag. 0 = Enable ; 1 = Disable

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 80/136



Register PMCON at address 36h

U-0 U-0 R/W-0 property U-0 U-0 R/W-0 R/W-0 R/W-0 **PMCON PDMEN** PMCS[2:0] Bit7

Bit0

- PDMEN: PDM Module enable flag (Please refer to Chapter 8 for details)
 - 1 = PDM Module is enabled, GPIO Port 2 bit 2 could be defined as PDM output.
 - 0 = PDM Module is disabled, GPIO Port 2 bit 2 could be defined as GPIO.
- Bit 2-0 PMCS[2:0]: PDM CLK frequency Selector
 - 111 = PDM CLK frequency is as MCK/128
 - 110 = PDM CLK frequency is as MCK/64
 - 101 = PDM CLK frequency is as MCK/32
 - 100 = PDM CLK frequency is as MCK/16
 - 011 = PDM CLK frequency is as MCK/8
 - 010 = PDM CLK frequency is as MCK/4
 - 001 = PDM CLK frequency is as MCK/2
 - 000 = PDM CLK frequency is the same as MCK

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 81/136



Table 8-2 PMD register table

Address	Name	Detail on Chapter	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
14h	MCK	5	M7_CK	M6_CK	M5_CK		M3_CK	M2_CK	M1_CK	M0_CK	00000000
25h	PT2EN	7		PT2EN [7:0]					00000000		
27h	PT2MR	7.2/7.5/8				PM1EN	-		-	-	00000000
30h	PMD1H	8				PMD1	[15:8]				00000000
31h	PMD1L	8		PMD1[7:0]					00000000		
36h	PMCON	8		PDME PMCS[2:0]				00000000			

PDM Operation

- 1. Setup M0_CK, M3_CK to decide the MCK.(Please refer to Section 5.1 for detailed instruction for setup)
- 2. Set PDMEN to enable the PDM Module.
- 3. Setup PMCS[2:0] to decide the PDM CLK frequency.
- 4. Setup PMD1[15:0] to decide the PDM output signal.
- 5. Set PT2EN[2] to assign the PT2[2] to be an output port.
- 6. Set PM1EN to assign the PT2[2] to be PDM Module output.

Table 8-3 PDM CLK selection table

PWCS	PDM CLK frequency
000	MCK
001	MCK/2
010	MCK/4
011	MCK/8
100	MCK/16
101	MCK/32
110	MCK/64
111	MCK/128



9. I2C Module (slave mode only)

FS98O21 embeds a slave mode I2C module. The two pins, SCL and SDA, are used to perform the I2C system. The pin SCL is assigned to be the clock pin, and the pin SDA is assigned to be the data pin in the I2C module. In an I2C system, there are master side and slave side. Master side would send the clock, slave ID and the commands to slave side. One master could connect to several slave sides with different IDs. First of all, the slave side would check if the ID sent by master side is the same as itself. If the ID matched, slave side would check the following bit from master. If the bit was high, it means that master side want to transfer some data or command to slave, so slave side should sent back an acknowledgement signal and then receive the data from master side. On the other hand, if the bit was low, it means that master side want to receive the data from slave side, so slave side should sent back an acknowledgement signal and then transmit the data back.(Please see Figure 9-1)




Figure 9-1 FS98O21 I2C module communication

In the I2C module embedded in FS98O21, there are 5 register flags shown in following figure. The SCL and SDA signal is connected to I2CSR and the Start and stop bit detector. The I2CSR is assigned to be the data buffer. When some signal is sent from master, the Start and stop bit detector will respond to the situation, and the Match detector will determine if the input data is matched with the slave ID. If it matches the ID, the user should send back the acknowledgement (data high) to respond to the master side. No matter whether the I2C module sends the data or receives the data, the I2CBUF is assigned to be the buffer. When the module receives the data, the data signals will be stored in the I2CSR, and send the whole data to I2CBUF after the data is sent completely.

Rev. 1.7 83/136






Figure 9-2 I2C module function block

Rev. 1.7 84/136



Table 9-1 I2C module register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
57h	I2CCON	9	WCOL	I2COV	I2CEN	CKP					0001uuuu
58h	I2CSTA	9			DA	Р	S	RW		BF	uu0000u0
59h	I2CADD	9		I2CADD [7:0]					00000000		
5Ah	I2CBUF	9		I2CBUF [7:0]						00000000	

Register I2CCON at address 57h

	Bit7							Bit0
I2CCON	WCOL	I2COV	I2CEN	СКР				
property	R/W-0	R/W-0	R/W-0	R/W-1	U-X	U-X	U-X	U-X

- Bit 7 WCOL: Write collision detector register flag.
 - 1 = The I2CBUF register is written while it is still transmitting the previous data.
 - 0 = No write collision is happened. This register should be clear in software.
- - 1 = A byte is received while the I2CBUF is still holding the previous data.
 - 0 = No receive overflow is happened. This register should be clear in software
- Bit 5 I2CEN: I2C module enable flag
 - 1 = I2C module is enabled.
 - 0 = I2C module is disabled.
- Bit 4 **CKP**: SCK signal control register
 - 1 = SCK pin is enabled.
 - 0 = SCK pin is disabled and hold to low.

property

R = Readable bit	W = Writable bit	U = unimplemented bit				
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X unl	= know	Bit n	is



Register I2CSTA at address 58h

property	U-X	U-X	R/W-0	R/W-0	R/W-0	R/W-0	U-X	R/W-0
I2CSTA			DA	Р	S	RW		BF
	Bit7				•		•	Bit0

- Bit 5 **DA**: Data / Address bit register flag.
 - 1 = The last received byte is data.
 - 0 = The last received byte is address.
- Bit 4 **P**: Stop bit register flag
 - 1 = A stop bit is detected.
 - 0 = No stop bit is detected. When the I2C module is disabled, this bit would be clear.
- Bit 3 S: Start bit register flag
 - 1 = A start bit is detected.
 - 0 = No start bit is detected. When the I2C module is disabled, this bit would be clear.
- Bit 2 RW: Read / Write register flag
 - 1 = Read command is detected.
 - 0 = Write command is detected.
- Bit 0 **BF**: I2CBUF full register flag.
 - 1 = I2CBUF is full. The user could get data from I2CBUF register.
 - 0 = I2CBUF is empty.

Register I2CADD at address 59h

property	R/W-0	R/W-0	R/W-0	R/W-0 R/W-0	R/W-0	R/W-0	R/W-0
I2CADD				I2CADD [7:0]			
	Bit7						Bit0

Bit 7-0 I2CADD[7:0]: I2C module slave mode ID buffer register.

property

R = Readable bit W = Writable bit	U = unimplemented bit				
- n = Value at Power On '1' = Bit is Set Reset	'0' = Bit is Cleared	X unl	= know	Bit n	is

Rev. 1.7 86/136



Register I2CBUF at address 5Ah

property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
I2CBUF				I2CBUI	F [7:0]			

Bit7 Bit0

Bit 7-0 I2CBUF[7:0]: I2C module Data buffer register.

property

R = Readable bit	W = Writable bit	U = unimplemented bit				
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X unl	= know	Bit /n	is

Rev. 1.7 87/136



Table	0_2	120	reaister	table
Iable	9-2	120	redister	lable

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
06h	INTF	3/6/7/9/10/11					I2CIF				00000000
07h	INTE	3/6/7/9/10/11	GIE				12CIE				00000000
37h	PT2OCB	9				PT2C	C[4:3]				uuu11uuu
57h	I2CCON	9	WCOL	I2COV	12CEN	CKP					0001uuuu
58h	I2CSTA	9			DA	Р	S	RW		BF	uu0000u0
59h	I2CADD	9	I2CADD [7:0]					00000000			
5Ah	I2CBUF	9				I2CBUF	[7:0]				00000000

I2C data receive operation: (master to slave)

- 1. Configure SCL and SDA pins as open-drain through the PTOCB[4:3]
- 2. Set I2CEN register flag to enable the I2C module.
- 3. Clear I2CIF to reset the I2C interrupt.
- 4. Set I2CIE and GIE to enable the I2C interrupt.
- 5. Wait for the interrupt.
- 6. When the I2C master device sends data to slave side, the data (ID) transmitted from the master device will be sent to I2CBUF, and the BF register flag will be set.
- 7. If the RW register flag is set, the I2C module will enter the receive mode.
- 8. The acknowledgement signal will be sent automatically and an interrupt will occur.
- 9. Clear the I2CIF and reset the interrupt to wait for the interrupt happened again.
- 10. When an interrupt occurs, read the I2CBUF for receiving the data transmitted from master side. The acknowledgement signal will be sent automatically.
- 11. If the user doesn't read the data from I2CBUF, the BF register flag will be held high. When the data is sent to slave again, the I2COV register flag will be set, and the interrupt will NOT happen.




Figure 9-3 I2C waveform for reception



I2C data transmit operation:

- 1. Configure SCL and SDA pins as open-drain through the PTOCB[4:3].
- 2. Set I2CEN register flag to enable the I2C module.
- 3. Clear I2CIF to reset the I2C interrupt.
- 4. Set I2CIE and GIE to enable the I2C interrupt.
- 5. Wait for the interrupt.
- 6. When the I2C master device sends data to slave side, the data (ID) transmitted from the master device will be sent to I2CBUF, and the BF register flag will be set.
- 7. If the RW register flag is clear, the I2C module will enter the transmit mode.
- 8. The acknowledgement signal will be sent automatically and the interrupt will happen.
- Set the CKP register flag to hold the SCK to low, and then write the data, which is ready to send to master side, to I2CBUF.
- 10. Clear the I2CIF and reset the interrupt to wait for the interrupt to happen again.
- 11. Clear the CKP register flag to enable the SCK pin. The master side will start to get the data.
- 12. When interrupt happen, the master side has already finished the transmission, the acknowledgement has been sent back to salve side, and the BF register flag has been clear.




Figure 9-4 I2C waveforms for transmission

Rev. 1.7 89/136



10. Analog Function Network

Please see Figure 10-1. FS98O21 Analog Function Network has 2 main functions: Low Noise OP Amplifier (OPAMP) and Sigma Delta Analog to Digital Converter (ADC). OPAMP is used to amplify the input analog signal for ADC. ADC is used to convert the analog signal to digital signal.

The OPAMP has 2 input ports as inverting side and non-inverting side. Users could setup SOP1P[2:0] and SOP1N[1:0] to choose the input signals. S_CH1CK[1:0] and OP1EN register flags are used to control OPAMP and OP1O is the OPAMP output port. The detailed operations will be described in Section 10.2.

The embedded ADC contains *sigma delta modulator* and *digital comb filter*. It is a fully differential input system. User could give 2 signals for differential reference and 2 signals for differential input. ADC will convert the ratio of differential input to differential reference to 14-bit digital output. The related control instructions will be illustrated in Section 10.1.




Figure 10-1 FS98O21 analog function network

Rev. 1.7 90/136



Table 10-1 analog function network register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
06h	INTF	3/6/7/9/10/11				-		ADIF	-		00000000
07h	INTE	3/6/7/9/10/11	GIE			-		ADIE	-		00000000
10h	ADOH	10/11				ADO [15	5:8]				00000000
11h	ADOL	10/11				ADO [7	:0]				00000000
13h	ADCON	10/11					ADRS T	AD	M [2:0)]	uuuu0000
15h	PCK	4/5/7.5/10					S_CF [1:	11CK [0]			00000000
18h	NETA	10/11	SINL	[1:0]		SINH[2:0)]	SF	TA[2:0)]	00000000
19h	NETB	10/11			SOP1	N[1:0]	SVRI	_[1:0]	SVRI	H[1:0]	00000000
1Ah	NETC	10/11	SREFO				ADG	[1:0]	ADE N	AZ	00000000
1Bh	NETD	10/11					OP1E N	SOF	P1P[2:	0]	00000000

Rev. 1.7 91/136



Register ADOH at address 10h

Register ADOL at address 11h

 property
 R-0
 R-

Bit 15-0 ADO [15:0]: ADC Digital Output

ADO[15] = ADC Digital Output sign bit. 0 = Output is positive; 1 = Output is negative.

ADO[14] = ADC Digital Output sign bit. 0 = Output is positive; 1 = Output is negative.

ADO[13] = ADC Digital Output Data bit 13.

ADO[12] = ADC Digital Output Data bit 12.

ADO[11] = ADC Digital Output Data bit 11.

ADO[10] = ADC Digital Output Data bit 10.

ADO[9] = ADC Digital Output Data bit 9.

ADO[8] = ADC Digital Output Data bit 8.

ADO[7] = ADC Digital Output Data bit 7.

ADO[6] = ADC Digital Output Data bit 6.

ADO[5] = ADC Digital Output Data bit 5.

ADO[4] = ADC Digital Output Data bit 4.

ADO[3] = ADC Digital Output Data bit 3.

ADO[2] = ADC Digital Output Data bit 2.

ADO[1] = ADC Digital Output Data bit 1.

ADO[0] = ADC Digital Output Data bit 0.

property

R = Readable bit W = Writable bit U = unimplemented bit V = U = unimplemented bit V = Bit is Cleared V = Bit is unknown Reset V = Bit is U = U = Unimplemented bit V = Bit is Cleared V = Bit is unknown Reset

Rev. 1.7 92/136



Register ADCON at address 13h

р	roperty	U-X	U-X	U-X	U-X	R/W-0	R/W-0	R/W-0	R/W-0
4	ADCON					ADRST		ADM [2:0]	
		Bit7							Bit0

Bit 3 ADRST: ADC comb filter enable register (Please refer to Section 10.1 for detail)

1 = ADC comb filter is enabled, ADC could work correctly.

0 = ADC comb filter is disabled, ADC digital output will be zero.

Bit 2-0 ADM [2:0]: ADC output rate selector

111 = ADC output rate is ADCF/8000²³

110 = ADC output rate is ADCF/8000

101 = ADC output rate is ADCF/4000

100 = ADC output rate is ADCF/2000

011 = ADC output rate is ADCF/1000

010 = ADC output rate is ADCF/500

001 = ADC output rate is ADCF/250

000 = ADC output rate is ADCF/125

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 93/136

 $^{^{\}rm 23}\,$ Please refer to Section 5.3 for ADCF information.



Register PCK at address 15h

property	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0
PCK					S_CH10	CK [1:0]	ı	-
	Bit7							Bit0

Bit 3-2 **S_CH1CK [1:0]**: OPAMP Control Register (Please refer to Section 10.2)

11 = The OPAMP Chopper mode is enabled, and the Chopper frequency is CLK/1000

10 = The OPAMP Chopper mode is enabled, and the Chopper frequency is CLK/500

01 = The OPAMP Chopper mode is disabled. OPAMP input operation mode is set to be "-Offset".

00 = The OPAMP Chopper mode is disabled. OPAMP input operation mode is set to be "+Offset".

property

R = Readable bit W = Writable bit U = unimplemented bit

- n = Value at Power On '1' = Bit is Set '0' = Bit is Cleared X = Bit is unknown Reset

Rev. 1.7 94/136



Register NETA at address 18h

property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NETA	SINL	.[1:0]		SINH[2:0]			SFTA[2:0]	
	Bit7							Bit0

Bit 7-6 SINL[1:0]: ADC negative input port signal multiplexer (Please refer to Section 10.1)

11 = The ADC negative input port is connected to TEMPL. (Please refer to Section 4.6)

10 = The ADC negative input port is connected to AIN3 (PT1[3]).

01 = The ADC negative input port is connected to AIN2 (PT1[2]).

00 = The ADC negative input port is connected to AIN1 (PT1[1]).

Bit 5-3 **SINH[2:0]**: Embedded ADC Low Pass Filter input port signal multiplexer (Please refer to Section 10.1)

111 = The ADC Low Pass Filter input port is connected to AGND. (Please refer to Section 4.4)

110 = The ADC Low Pass Filter input port is connected to AIN4 (PT1[4]).

101 = The ADC Low Pass Filter input port is connected to AIN5 (PT1[5]).

100 = The ADC Low Pass Filter input port is connected to TEMPH. (Please refer to Section 4.6)

011 = The ADC Low Pass Filter input port is connected to VRL (ADC referenced voltage negative input).

010 = The ADC Low Pass Filter input port is connected to VRH (ADC referenced voltage positive input).

001 = The ADC Low Pass Filter input port is connected to OP1P (OPAMP non-inverting input port).

000 = The ADC Low Pass Filter input port is connected to OP10 (OPAMP output port).

Bit 2 SFTA [2]: FTIN and FTB connector (ADC Low Pass Filter enable flag)

1 = FTIN and FTB is short. ADC Low Pass Filter is enabled.

0 = FTIN and FTB is open. ADC Low Pass Filter is disabled.

Bit 1-0 SFTA [1:0]: ADC positive input port signal multiplexer (Please refer to Section 10.1)

11 = The ADC positive input port is connected to AIN3 (PT1[3]).

10 = The ADC positive input port is connected to AIN2 (PT1[2]).

01 = The ADC positive input port is connected to FTIN (SINH[2:0] multiplexer output port).

00 = The ADC positive input port is connected to FTB (FTIN output signal after Low Pass filter).

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 95/136



Register NETB at address 19h

property	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NETB			SOP1N[1:0]		SVRL[1:0]		SVRH[1:0]	
	Bit7							Bit0

- Bit 5-4 SOP1N[1:0]: OPAMP inverting input port signal multiplexer (Please refer to Section 10.2)
 - 11 = The OPAMP inverting input port is connected to AIN3 (PT1[3]).
 - 10 = The OPAMP inverting input port is connected to AIN5 (PT1[5]).
 - 01 = The OPAMP inverting input port is connected to AIN4 (PT1[4]).
 - 00 = The OPAMP inverting input port is connected to OP10 (OPAMP output port).
- Bit 3-2 **SVRL[1:0]**: ADC reference voltage negative input port signal multiplexer (Please refer to Section 10.1)
 - 11 = The ADC negative referenced input port is connected to VR2P (1/5 REFO²⁴).
 - 10 = The ADC negative referenced input port is connected to AIN2 (PT1[2]).
 - 01 = The ADC negative referenced input port is connected to AIN1 (PT1[1]).
 - 00 = The ADC negative referenced input port is connected to AGND (Please refer to Section 4.4).
- Bit 1-0 SVRH[1:0]: ADC reference voltage positive input port signal multiplexer (Please refer to Section 10.1)
 - 11 = The ADC negative referenced input port is connected to VR2P (1/5 REFO).
 - 10 = The ADC negative referenced input port is connected to VR1P (2/5 REFO).
 - 01 = The ADC negative referenced input port is connected to AIN3 (PT1[3]).
 - 00 = The ADC negative referenced input port is connected to AIN0 (PT1[0]).

property

R = Readable bit W = Writable bit U = unimplemented bit '1' = Bit is Set '0' = Bit is Cleared - n = Value at Power On X = Bit is unknown Reset

Rev. 1.7 96/136

²⁴ Please refer to Section 4.6 for REFO detailed information



Register NETC at address 1Ah

property	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
NETC	SREFO				ADG	[1:0]	ADEN	AZ
	Bit7							Bit0

Bit0

- Bit 7 SREFO: Internal Reference Voltage enable flag. (Please refer to Section 10.1)
 - 1 = Internal Reference Voltage is enabled. VR1P = 2/5 REFO, VR2P = 1/5 REFO
 - 0 = Internal Reference Voltage is disabled. VR1P and VR2P are floating.
- Bit 3-2 ADG[1:0]: Internal ADC input gain. (Please refer to Section 10.1)
 - 11 = Internal ADC input gain is 7/3
 - 10 = Internal ADC input gain is 2
 - 01 = Internal ADC input gain is 1
 - 00 = Internal ADC input gain is 2/3
- Bit 1 ADEN: ADC enable flag. (Please refer to Section 10.1)
 - 1 = ADC is enabled.
 - 0 = ADC is disabled.
- Bit 0 AZ: ADC differential input ports short controller. (Please refer to Section 10.1)
 - 1 = ADC differential input ports are short and both connect to INL 25 (SINL output).
 - 0 = ADC differential input ports are NOT short. The 2 ports connect to INH and INL.

property

W = Writable bit R = Readable bit U = unimplemented bit - n = Value at Power On '1' = Bit is Set '0' = Bit is Cleared X = Bit is unknown Reset

Rev. 1.7 97/136

 $^{^{25}}$ That means the ADC input differential voltage is zero. ADC output should be zero counts. User could measure ADC offset counts when the AZ register flag is set.



Register NETD at address 1Bh

property U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 **NETD** OP1EN SOP1P[2:0] Bit7

Bit0

- Bit 3 **OP1EN**: OPAMP enable flag. (Please refer to Section 10.2)
 - 1 = OPAMP is enabled.
 - 0 = OPAMP is disabled.
- Bit 2-0 SOP1P[2:0]: OPAMP non-inverting input port signal multiplexer (Please refer to Section 10.2)
 - 111 = The OPAMP non-inverting input port is connected to AGND. (Please refer to Section 4.4)
 - 110 = The OPAMP non-inverting input port is connected to TEMPH. (Please refer to Section 4.6)
 - 101 = The OPAMP non-inverting input port is connected to AIN5 (PT1[5]).
 - 100 = The OPAMP non-inverting input port is connected to AIN4 (PT1[4]).
 - 011 = The OPAMP non-inverting input port is connected to AIN3 (PT1[3]).
 - 010 = The OPAMP non-inverting input port is connected to AIN2 (PT1[2]).
 - 001 = The OPAMP non-inverting input port is connected to AIN1 (PT1[1]).
 - 000 = The OPAMP non-inverting input port is connected to AIN4 (PT1[0]).

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 98/136



Analog to Digital Converter (ADC):

Please see Figure 10-2. ADC Module contains 3 main functions – Low Pass Filter, Sigma Delta Modulator and Comb Filter. Before doing the AD conversion, User could reduce the low frequency noise by the embedded Low Pass Filter. The SINH[2:0] register flags are used to choose the input signal. SFTA[2] flag is used to enable the Filter. Sigma Delta Modulator and Comb Filter are used to complete the AD Converter. First of all the Modulator will output serial bits to show the ratio of the difference between INH and INL to the difference between VRH and VRL. For example, if the ratio of VRH and VRL to INH and INL is 7/10, the output bit series will be 7 'bit1' every 10 bits in average. Comb Filter is used to increase the SNR(signal-noise ratio) and the real ADC output, ADO, will be 14-bit precision in FS98O21.




Figure 10-2 FS98O21 ADC function block

Rev. 1.7 99/136

100/136



Table	10-2 ADC	function	register	table
rabie	10-2 ADC	Turicuon	redister	lable

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
06h	INTF	3/6/7/9/10/11						ADIF			00000000
07h	INTE	3/6/7/9/10/11	GIE					ADIE		-	00000000
10h	ADOH	10/11		ADO [15:8]					00000000		
11h	ADOL	10/11		ADO [7:0]				00000000			
13h	ADCON	10/11		ADRST ADM [2:0]				uuuu0000			
14h	MCK	5				-			M1_C K		00000000
18h	NETA	10/11	SINL[SINL[1:0] SINH[2:0] SFTA[2:0]					00000000		
19h	NETB	10/11			-	-//	SVRL	[1:0]	SVRF	I[1:0]	00000000
1Ah	NETC	10/11	SREFO				ADG[1:0]	ADEN	AZ	00000000

ADC Operation

- 1. Operate as in Section 4.1 to get the VGG (2 times VDD or external Power Supply).
- 2. Operate as in Section 4.2 to get the VDDA (3.6V)
- 3. Operate as in Section 4.3 to enable the Analog Bias Circuit
- 4. Set SINH[2:0] and SFTA[2:0] to decide the ADC positive input port signal.(Table 10-3, 10-4 and 10-5)

Table 10-3 FTIN selection table

SINH[2:0]	FTIN
000	OP10
001	OP1P
010	VRH
011	VRL
100	TEMPH
101	AIN5
110	AIN4
111	AGND

Table 10-4 FTB selection table

SFTA[2]	FTB ²⁶
0	ADC Low Pass Filter is disabled
1	ADC Low Pass Filter is enabled

 $^{^{\}rm 26}\,$ The input of ADC Low Pass Filter is FTIN, and the output is FTB



Table 10-5 INH selection table

SFTA[1:0]	INH (ADC positive input port signal)
00	FTB
01	FTIN
10	AIN2
11	AIN3

5. Set SINL[1:0] to decide the ADC negative input port signal. (Table 10-6)

Table 10-6 INL selection table

SINL[1:0]	INL (ADC negative input port signal)
00	AIN1
01	AIN2
10	AIN3
11	TEMPL

6. Set ADG[1:0] to decide the ADC input gain. (Table 10-7)

Table 10-7 ADG selection table

	ADG[1:0]	ADC input gain
	00	2/3
	01	1
	10	2
•	11	7/3

- 7. Set SREFO register flag to enable the VR1P and VR2P if needed. (VR1P = 2/5 REFO, VR2P = 1/5 REFO)
- 8. Set SVRH[1:0] to decide the ADC reference voltage positive input port signal. (Table 10-8)

Table 10-8 VRH selection table

SVRH[1:0]	VRH (ADC reference voltage positive input)
00	AIN0
01	AIN3
10	VR1P
11	VR2P

9. Set SVRL[1:0] to decide the ADC reference voltage negative input port signal. (Table 10-9)

Rev. 1.7 101/136



Table 10-9 SVRL selection table

SVRL[1:0]	VRL (ADC reference voltage negative input)
00	AGND
01	AIN1
10	AIN2
11	VR2P

10. Set ADM[2:0] to decide the ADC output rate. (Table 10-10 and 10-11)

Table 10-10 ADC output rate selection table

ADM[2:0]	ADC Output Rate
000	ADCF/125
001	ADCF/250
010	ADCF/500
011	ADCF/1000
100	ADCF/2000
101	ADCF/4000
110	ADCF/8000
111	ADCF/8000

Table 10-11 ADC sample frequency selection table

M1_CK	ADC sample Frequency (ADCF)					
0	MCK/25					
1	MCK/50					

- 11. Set ADIE and GIE register flags to enable the ADC interrupt
- 12. Set ADEN register flag, the embedded Σ - Δ modulator will be enabled.
- 13. Set ADRST register flag, the comb filter will be enabled.
- 14. When the ADC interrupt happen, read the ADO[15:0] to get the ADC output.(ADO[15:14] are signed bits)
- 15. Set AZ register flag to make the ADC positive and negative input port be internally short. Read the ADO[15:0] to get the ADC offset (The ADO should be zero if the offset is zero)
- 16. Clear AZ register flag to make the ADC work normally.



OPAMP: OP1

Table 10-12 FS98O21 OPAMP register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2 Bit 1 Bit 0		Value on Power on Reset		
15h	PCK	4/5/7.5/10					S_CH	1CK [1:0]			00000000
19h	NETB	10/11			SOP ²	1N[1:0]					00000000
1Bh	NETD	10/11					OP1E N SOP1P[2:0]		00000000		

OPAMP Operation

1. Set SOP1P[2:0] to decide the OPAMP non-inverting input port signal. (Table 10-13)

Table 10-13 OP1P selection table

SOP1P[2:0]	OP1P (OPAMP non-inverting input)
000	AINO
001	AIN1
010	AIN2
011	AIN3
100	AIN4
101	AIN5
110	TEMPH
111	AGND

2. Set SOP1N[1:0] to decide the OPAMP inverting input port signal. (Table 10-14)

Table 10-14 OP1N selection table

SOP1N[1:0]	OP1N (OPAMP inverting input)
00	OP1O
01	AIN4
10	AIN5
11	AIN3

Rev. 1.7 103/136



3. Set S_CH1CK[1:0] to decide the OPAMP chopper mode.(Please see Section 3.6 for details)

Table 10-15 chopper mode selection table

S_CH1CK[1:0]	OPAMP chopper mode (input operation)					
00	+Offset					
01	-Offset					
10	CLK/500 chopper frequency					
11	CLK/1000 chopper frequency					

4. Set OP1EN to enable the OPAMP.

Rev. 1.7 104/136



11. ADC Application Guide

The ADC used in FS98O21 is a Σ - Δ ADC with fully differential inputs and fully differential reference voltage inputs. Its maximum output is ± 15625 . The conversion equation is as follows:

Dout =
$$15625 * G * \frac{VIH - VIL + Vio}{VRH - VRL + Vro}$$

- G is ADC input gain. (refer to Section 10.1 ADC operation step 6)
- VIH is ADC's positive input voltage
- VIL is ADC's negative input voltage
- Vio is ADC's offset on the input terminals (Vio could be measured by using AZ register flag. See Section 11.4)
- VRH is the voltage at the positive input of Reference Voltage
- VRL is the voltage at the negative input of Reference Voltage
- Vro is the offset on the input terminals of Reference Voltage (Generally speaking, Vro could be ignored)
- The value (VRH-VRL+Vro) should be positive.
- When G * (VIH-VIL+Vio) / (VRH-VRL+Vro) ≥ 1, Dout=15625
- When G * (VIH-VIL+Vio) / (VRH-VRL+Vro) ≤ -1, Dout=-15625

ADC Output Format

CPU can read ADO[14:0] as ADC's 15-bit output. Note that the output is in 2's complement format. The 14th bit of ADO[14:0] is sign bit. When the sign bit is cleared, the ADC output denotes a positive number, When the sign bit is set, the ADC output denotes a negative number.

Example:

ADO[15:0] = 257Fh, then Dout = 9599.

ADO[15:0] = E2F7h, then Dout = - (not (E2F7h) +1) = -7433.

ADC Linear Range

ADC is close to saturation when G * (VIH-VIL+Vio) / (VRH-VRL+Vro) is close to ± 1 , and has good linearity in the range of ± 0.95 .

ADC Output Rate and Settling Time

ADC output is the results of sigma delta modulator and the comb filter. The analog input signal needs to be sampled N²⁷ times and processed by the ADC and then the user could get one digital output. Generally speaking, the more times ADC samples the analog input signal, the more precise the digital output is.

When the user decides the sampling frequency and sampling counts, and then enables the ADC module, ADC module will send out a 15-bit signed digital output data every sampling N times and trigger the ADC interrupt.

In fact, every ADC output includes previous 2*N times sampling results. Generally speaking, if ADC inputs, reference voltage, ADG, AZ are switched, the previous two ADC digital outputs are normally unstable ones, the third output and beyond are stable.

ADC Input Offset

ADC Input Offset Vio is NOT a constant. It drifts with *temperature* and *common mode voltage* at the inputs. To get a correct ADC result, Doff(ADC input offset digital output) should be deducted from the Dout. The instruction is as follows:

1. Set AZ bit, and VIH and VIL will short. Dout will be 15625 *G * (Vio) / (VRH-VRL+Vro). It's called **Doff**.

²⁷ 'N times' could be decided by setting ADM register flag (Please refer to Section 10.1). FS98O21 ADC sampling frequency is decided by M1 CK(Please refer to Section 5.3).



- 2. Save Doff in memory, and then Clear AZ bit to restart the ADC module.
- 3. Pass the first 2 ADC interrupts for ignoring the unstable ADC result.
- 4. When measuring analog signal, Doff should be deducted.

ADC Digital Output

The ADC digital output deducted by Doff is **ADC Gain**. The ADC Gain doesn't change as VDD changes. The suggested values for common mode voltages at ADC input and reference voltage are 1V~2V.

ADC input gain could be set by ADG[1:0] register flag. Please see Section 10.1 for detail.

ADC Resolution

ADC resolution is mainly affected by the ADC sampling counts and the ADC reference voltage. Generally speaking, the more times ADC samples the analog input signal, the more precise the digital output is. The ADC sampling counts could be decided by ADM[2:0] register flag. The ADC digital output rolling counts versus ADM[2:0] and Reference voltage table are shown as follows:

(VRH, VRL) =0.4V, (VIH, VIL) =0.2V, VRL=VIL=AGND. G=1

Table 11-1 ADC rolling counts versus ADM

ADM	000	001	010	011	100	101	110
Rolling counts	10	6	4	3	3	2	1

(VRH, VRL) = VR, (VIH, VIL) = 1/2 VR, VRL = VIL = AGND. G=1 ADM=101

Table 11-2 ADC rolling counts versus VR

VR	0.05	0.1	0.2	0.3	0.4	0.6	0.8	1.0
Rolling counts	31	15	5	3	2	2	4	9



12. Low Noise Operation Amplifier Guide

The input noise of CMOS OPAMP is generally much larger than the one of a Bipolar OPAMP. Moreover, the flick noise (1/f noise) of CMOS is a killer for low frequency small signal measurement. But the need for input bias current in Bipolar OPAMP causes that some transducers can not be used. In general, bipolar process is not good for highly integrated ICs. FS98O21 use special CMOS low noise circuit design, and under normal conditions, the input noise is controlled under $1\mu Vpp$ (0.1Hz~1Hz). FS98O21 is good for transducer applications because there is no need to consider input bias current.

Most of the input noise in CMOS OPAMP comes from input differential amplification. S_CHCK can be set to switch the differential amplification: 00 for positive Offset Voltage, 01 for negative Offset voltage. When using one clock pulse to switch input differential amplification, that is called chopper mode. In general, chopper frequency is set between 1 KHz and 2 KHz.

Under chopper mode, the input noise peak-to-peak voltage in FS98O21 is less than 0.5µV (0.1Hz~1Hz). But an equivalent input current of less than 100pA is generated, due to the effect of switching.

Single End Amplifier Application

Measurement of small signal usually takes consideration of the drifting of an OPAMP offset voltage. In the Figure below, the negative input is connected to AGND. It is also possible to measure the ADC's negative input and deduct this value; in order to correct the error caused by the Amplifier's offset voltage drifting. Because AGND provides current output in applications, AIN1 is used as negative input measurement point to avoid unnecessary voltage error.

OPAMP input offset is amplified by an amplifier then inputted to ADC. Too much amplification can cause OPAMP output move beyond ADC linear operation range. Hence, under normal conditions, OPAMP amplification should be less than 50 times.

Please see Figure 12-1 for example.




Figure 12-1 single end amplifier application example

Rev. 1.7 107/136



Differential Amplifier

Measurement of differential signal is often used in bridge sensor applications. As shown in the differential amplifier below, VS Pin is used as power input for bridge sensor, ADC reference voltage is also from VS Pin after voltage division. When there is a small change in VS, ADC output does not change. Connecting AIN2 to ADC negative input can adjust the zero point of bridge sensor. When starting chopper mode, the amplification should be less than 100 times.

Please see Figure 12-2 for example.




Figure 12-2 differential amplifier example

Rev. 1.7 108/136



13. LCD Driver

FS98O21 embeds a LCD driver. The control signal are COM1~COM4 and SEG1~SEG12. The user could set the SEG register flags to drive a static or multiplexed LCD panel. FS98O21 LCD driver could drive up to 12 segments multiplexed with up to 4 commons. Please see Figure 13-1.




Figure 13-1 LCD driver control block

FS98O21 LCD driver has 4 kinds of control mode: static, 1/2 duty, 1/3 duty and 1/4 duty. The control mode depends on the LCD panel The user could setup LCD_DUTY[1:0] register flags to choose one. Take a 1/4 duty control mode number LCD for example, if the user wants to show number 9 in LCD, the SEG 1 includes 4 commons as [1,0,1,1] and the SEG2 include 4 commons as [1,1,1,1]. Please see Figure 13-2.




Figure 13-2 LCD control mode

The LCD frame frequency could be setup by setting the LCDCKS[1:0] register flags. FS98O21 divides the LCD Module input clock to get LCDCK. (Please see Table 13-1 and Table 13-2)

Rev. 1.7



Table 13-1 LCD frame frequency selection table

LCDCKS [1:0]	LCD frame frequency (LCDCK)				
00	LCD Input clock Frequency/8				
01	LCD Input clock Frequency/16				
10	LCD Input clock Frequency/32				
11	LCD Input clock Frequency/64				

Table 13-2 LCD duty selection table

LCD_DUTY [1:0]	Control		SEG 1 – SEG12						
	mode	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
00	static	-	-	-	-				
01	1/2	h	-	COM2	COM1	-	-	COM2	COM1
10	1/3	-	сомз	COM2	COM1	-	сомз	COM2	COM1
11	1/4	COM4	сомз	СОМ2	COM1	COM4	сомз	COM2	COM1

Rev. 1.7 110/136






Figure 13-3 LCD duty mode working cycle

Rev. 1.7 111/136



FS98O21 LCD driver has 3 voltage bias ports, such as V1, V2 and V3, and 2 kinds of power mode: 1/3 bias and 1/2 bias. Please see the following description to setup the LCD power system.

• 1/3 bias power system (Please see Figure 13-4 and 13-5)




Figure 13-4 1/3 bias LCD power system circuit connection example




Figure 13-5 1/3 bias LCD power system clock

Rev. 1.7 112/136



• 1/2 bias power system (Please see Figure 13-6 and 13-17)




Figure 13-6 1/2 bias LCD power system circuit connection example




Figure 13-7 1/2 bias LCD power system clock

Rev. 1.7 113/136



Table 13-3 FS98O21 LCD driver register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
40h	LCD1	13		SEG2 [3:0]			SEG1 [3:0]				uuuuuuu
41h	LCD2	13		SEG4 [3:0]			SEG3 [3:0]			uuuuuuu	
42h	LCD3	13		SEG	6 [3:0]		SEG5 [3:0]				uuuuuuu
43h	LCD4	13		SEG	8 [3:0]		SEG7 [3:0]				uuuuuuu
44h	LCD5	13		SEG1	10 [3:0]			SEG!	9 [3:0]		uuuuuuu
45h	LCD6	13		SEG12 [3:0]				SEG1	1 [3:0]		uuuuuuu
54h	LCDENR	13	LCDCK	S [1:0]	LCDEN		LEVEL	LCD_D	UTY[1:0]	ENPMP L	00000000

Register LCD1 at address 40h

property	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X
LCD1		SEG2	2 [3:0]			SEG1	[3:0]	
	Bit7							Bit0

Bit 7-4 SEG2[3]: LCD driver control signal: SEG2 with COM4 data.

SEG2[2]: LCD driver control signal: SEG2 with COM3 data.

SEG2[1]: LCD driver control signal: SEG2 with COM2 data.

SEG2[0]: LCD driver control signal: SEG2 with COM1 data.

Bit 3-0 SEG1[3]: LCD driver control signal: SEG1 with COM4 data.

SEG1[2]: LCD driver control signal: SEG1 with COM3 data.

SEG1[1]: LCD driver control signal: SEG1 with COM2 data.

SEG1[0]: LCD driver control signal: SEG1 with COM1 data.

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7



Register LCD2 at address 41h

property	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	
LCD2		SEG4	4 [3:0]		SEG3 [3:0]				
	Bit7							Bit0	

Bit 7-4 **SEG4[3]**: LCD driver control signal: SEG4 with COM4 data.

SEG4[2]: LCD driver control signal: SEG4 with COM3 data.

SEG4[1]: LCD driver control signal: SEG4 with COM2 data.

SEG4[0]: LCD driver control signal: SEG4 with COM1 data.

Bit 3-0 SEG3[3]: LCD driver control signal: SEG3 with COM4 data.

SEG3[2]: LCD driver control signal: SEG3 with COM3 data.

SEG3[1]: LCD driver control signal: SEG3 with COM2 data.

SEG3[0]: LCD driver control signal: SEG3 with COM1 data.

Register LCD3 at address 42h

property	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X R/W-X	R/W-X
LCD3		SEG6 [3:0]					
	Bit7						Bit0

Bit 7-4 SEG6[3]: LCD driver control signal: SEG6 with COM4 data.

SEG6[2]: LCD driver control signal: SEG6 with COM3 data.

SEG6[1]: LCD driver control signal: SEG6 with COM2 data.

SEG6[0]: LCD driver control signal: SEG6 with COM1 data.

Bit 3-0 SEG5[3]: LCD driver control signal: SEG5 with COM4 data.

SEG5[2]: LCD driver control signal: SEG5 with COM3 data.

SEG5[1]: LCD driver control signal: SEG5 with COM2 data.

SEG5[0]: LCD driver control signal: SEG5 with COM1 data.

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 115/136



Register LCD4 at address 43h

property	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	
LCD4		SEG	3 [3:0]		SEG7 [3:0]				
	Bit7							Bit0	

Bit 7-4 **SEG8[3]**: LCD driver control signal: SEG8 with COM4 data.

SEG8[2]: LCD driver control signal: SEG8 with COM3 data.

SEG8[1]: LCD driver control signal: SEG8 with COM2 data.

SEG8[0]: LCD driver control signal: SEG8 with COM1 data.

Bit 3-0 SEG7[3]: LCD driver control signal: SEG7 with COM4 data.

SEG7[2]: LCD driver control signal: SEG7 with COM3 data.

SEG7[1]: LCD driver control signal: SEG7 with COM2 data.

SEG7[0]: LCD driver control signal: SEG7 with COM1 data.

Register LCD5 at address 44h

property	R/W-X	R/W-X R/W-X	R/W-X R/W-X	R/W-X R/W-X	R/W-X
LCD5		SEG10 [3:0]		SEG9 [3:0]	
	Bit7				Bit0

Bit 7-4 SEG10[3]: LCD driver control signal: SEG10 with COM4 data.

SEG10[2]: LCD driver control signal: SEG10 with COM3 data.

SEG10[1]: LCD driver control signal: SEG10 with COM2 data.

SEG10[0]: LCD driver control signal: SEG10 with COM1 data.

Bit 3-0 SEG9[3]: LCD driver control signal: SEG9 with COM4 data.

SEG9[2]: LCD driver control signal: SEG9 with COM3 data.

SEG9[1]: LCD driver control signal: SEG9 with COM2 data.

SEG9[0]: LCD driver control signal: SEG9 with COM1 data.

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power Reset	On '1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 116/136



Register LCD6 at address 45h

property	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	
LCD6	SEG12 [3:0]				SEG11 [3:0]				
	Bit7							Bit0	

Bit 7-4 SEG12[3]: LCD driver control signal: SEG12 with COM4 data.

SEG12[2]: LCD driver control signal: SEG12 with COM3 data.

SEG12[1]: LCD driver control signal: SEG12 with COM2 data.

SEG12[0]: LCD driver control signal: SEG12 with COM1 data.

Bit 3-0 SEG11[3]: LCD driver control signal: SEG11 with COM4 data.

SEG11[2]: LCD driver control signal: SEG11 with COM3 data.

SEG11[1]: LCD driver control signal: SEG11 with COM2 data.

SEG11[0]: LCD driver control signal: SEG11 with COM1 data.

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 117/136



Register LCDENR at address 54h

property	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
LCDENR	LCDC	(S [1:0]	LCDEN		LEVEL	LCD_DU	JTY[1:0]	ENPMPL
	Bit7		•					Bit0

Bit 7-6 LCDCKS[1:0]: LCD frame frequency selector

11 = LCD frame frequency is assigned to be LCD input clock frequency/64

10 = LCD frame frequency is assigned to be LCD input clock frequency/32

01 = LCD frame frequency is assigned to be LCD input clock frequency/16

00 = LCD frame frequency is assigned to be LCD input clock frequency/8

Bit 5 LCDEN: LCD driver enable register flag

1 = The LCD driver is enabled. LCD clock is started

0 = The LCD driver is disabled. LCD clock is stopped

Bit 3 LEVEL: LCD driver voltage bias selector.

0 = LCD driver voltage bias is assigned to be 1/3 bias.

1 = LCD driver voltage bias is assigned to be 1/2 bias.

Bit 2-1 LCD_DUTY[1:0]: LCD driver control mode (SEG duty cycle)

11 = LCD driver control mode is assigned to be 1/4 duty cycle mode.

10 = LCD driver control mode is assigned to be 1/3 duty cycle mode.

01 = LCD driver control mode is assigned to be 1/2 duty cycle mode.

00 = LCD driver control mode is assigned to be static mode

Bit 0 **ENPMPL**: LCD driver charge pump enable register flag

1 = LCD driver charge pump is enabled.

0 = LCD driver charge pump is disabled.

property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Rev. 1.7 118/136



Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
14h	MCK	5		1	M5_CK		M3_CK		M1_CK	M0_CK	00000000
40h	LCD1	13		SEG	2 [3:0]			SEG1	l [3:0]		uuuuuuu
41h	LCD2	13		SEG4 [3:0]		SEG3 [3:0]			uuuuuuu		
42h	LCD3	13		SEG6 [3:0]		SEG5 [3:0]				uuuuuuu	
43h	LCD4	13		SEG8 [3:0]			SEG7	7 [3:0]		uuuuuuu	
44h	LCD5	13		SEG10 [3:0]			SEG	9 [3:0]		uuuuuuu	
45h	LCD6	13		SEG12 [3:0]			SEG1	1 [3:0]		uuuuuuu	
54h	LCDENR	13	LCDC	KS [1:0]	LCDEN		LEVEL	_	OUTY[1: 0]	ENPMP L	00000000

LCD operation

- 1. Connect the 12 segment ports and 4 common ports to LCD panel.
- 2. Setup LEVEL register flag to decide the LCD driver power system. (0 = 1/3 bias, 1 = 1/2 bias)
- 3. Set ENPMPL to enable the LCD charge pump.
- 4. Setup M0_CK,M1_CK,M3_CK and M5_CK to decide the LCD input clock frequency.(Refer to Section 5.7)

Table 13-5 CLK selection table

M1_CK	CLK
0	MCK
1	MCK/4

Table 13-6 MCK selection table

M3_CK	M0_CK	MCK
X	0	ICK
0	1	ECK
1	1	ECK/2

Table 13-7 TMCLK selection table

M5_CK	TMCLK (Timer and LCD Module input Clock)
0	CLK/1000
1	ECK/32

Rev. 1.7 119/136



5. Setup LCDCKS[1:0] register flags to decide the LCD Clock frequency.

Table 13-8 LCD frame frequency selection table

LCDCKS [1:0]	LCD frame frequency (LCDCK)
00	LCD Input clock Frequency/8
01	LCD Input clock Frequency/16
10	LCD Input clock Frequency/32
11	LCD Input clock Frequency/64

6. Setup LCD_DUTY[1:0] register flag to decide the control mode.(SEG duty cycle)

Table 13-9 LCD duty control mode selection table

LCD_DUTY [1:0]	Control mode		
00	static		
01	1/2		
10	1/3		
11	1/4		

7. Set LCDEN to enable the LCD driver.

Rev. 1.7



14. Halt and Sleep Modes

FS98O21 supports low power working mode. When the user want FS98O21 to do nothing and just stand by, FS98O21 could be set to Halt mode or Sleep mode to reduce the power consumption by stopping the CPU core working. The two modes will be described below.

Halt Mode

After CPU executes a Halt command, CPU Program Counter (PC) stops counting until an interrupt command is issued. To avoid program errors caused by Interrupt Return, it is suggested to add a NOP command after Halt to guarantee the program's normal execution when turning back.

Sleep Mode

After CPU executes Sleep command, all oscillators stop working until an external interrupt command is issued or the CPU is reset. To avoid program errors caused by Interrupt return, it is suggested to add a NOP command after Sleep to guarantee the program's normal execution. The sleep mode power consumption is about 3 uA.

To make sure that CPU consumes minimum power in Sleep mode, it is necessary to close all power blocks and analog circuits before issuing the Sleep command, and make sure that all I/O Ports are in VDD or VSS voltage

It is recommended that users execute the following program before issuing the Sleep command:

CLRF NETA ; As Reset state

CLRF NETB : As Reset state

CLRF NETC ; As Reset state

CLRF NETD : As Reset state CLRF NETE

CLRF NETF : As Reset state

CLRF PT1PU ; Pull up resistor is disconnected

; As Reset state

CLRF PT1EN ; PT1[7:0] is assigned to be input ports.

CLRF AINENB ; Set PT1 as Analog Input Pin

MOVLW 01h

MOVWF PT2PU ; PT2 Pull up resistor is disconnected except port 0(external interrupt)

MOVLW 0FEh

MOVWF PT2EN ; PT2 ports are assigned to be output ports except port 0

CLRF PT2 ; Set PT2 [7:1] Output Low CLRF INTF ; Clear the interrupt flags

MOVLW 081h

MOVWF INTE ; Enable the external interrupt SLEEP : Set the FS98O21 into Sleep mode

NOP ; Guarantee that the program works normally when CPU wakes up.

Rev. 1.7 121/136



15. Instruction Set

The FS98O21 instruction set consists of 37 instructions. Each instruction could be converted to 16-bit OPCODE. The detailed descriptions are shown in the following sections.

Instruction Set Summary

Table 15-1 FS98O21 instruction set table

Instruction	Operation	Cycle	Flag
ADDLW k	[W] ← [W] + k	1	C, DC, Z
ADDPCW	[PC] ← [PC] + 1 + [W]	2	None
ADDWF f, d	[Destination] ← [f] + [W]	1	C, DC, Z
ADDWFC f, d	[Destination] ← [f] + [W] + C	1	C, DC, Z
ANDLW k	$[W] \leftarrow [W] AND k$	1	Z
ANDWF f, d	[Destination] ← [W] AND [f]	1	Z
BCF f, b	[f] ← 0	1	None
BSF f, b	[f] ← 1		None
BTFSC f, b	Skip if [f] = 0	1, 2	None
BTFSS f, b	Skip if [f] = 1	1, 2	None
CALL k	Push PC + 1 and GOTO k	2	None
CLRF f	[f] ← 0	1	Z
CLRWDT	Clear watch dog timer	1	None
COMF f, d	$[f] \leftarrow NOT([f])$	1	Z
DECF f, d	[Destination] ← [f] -1	1	Z
DECFSZ f, d	[Destination] ← [f] -1, skip if the result is	1, 2	None
	zero		
GOTO k	PC ← k	2	None
HALT	CPU Stop	1	None
INCF f, d	[Destination] ← [f] +1	1	Z
INCFSZ f, d	[Destination] ← [f] + 1, skip if the result is zero	1, 2	None
IORLW k	[W] ← [W] k	1	Z
IORWF f, d	[Destination] ← [W] [f]	1	Z
MOVFW f	[W] ← [f]	1	None
MOVLW k	[W] ← k	1	None
MOVWF f	[f] ← [W]	1	None
NOP	No operation	1	None
RETFIE	Pop PC and GIE = 1	2	None
RETLW k	RETURN and W = k	2	None
RETURN	Pop PC	2	None
RLF f, d	[Destination $<$ n+1 $>$] \leftarrow [f $<$ n $>$]	1	C,Z
RRF f, d	[Destination <n-1>] ← [f<n>]</n></n-1>	1	C, Z
SLEEP	Stop OSC	1	PD
SUBLW k	$[W] \leftarrow k - [W]$	1	C, DC, Z
SUBWF f, d	$[Destination] \leftarrow [f] - [W]$	1	C, DC, Z
SUBWFC f, d	[Destination] ← [f] − [W] −Ċ	1	C, DC, Z
XORLW k	[W] ← [W] XOR k	1	Z
XORWF f, d	[Destination] ← [W] XOR [f]	1	Z

Rev. 1.7



Note:

- f: memory address (00h ~ 7Fh). W: work register.

- k: literal field, constant data or label.
 d: destination select: d=0 store result in W, d=1: store result in memory address f.
 b: bit select (0~7).
- [f]: the content of memory address f.

- PC: program counter.
 C: Carry flag
 DC: Digit carry flag
 Z: Zero flag
 PD: power down flag
- TO: watchdog time out flag WDT: watchdog timer counter

Rev. 1.7 123/136



Instruction Description

(By alphabetically)

ADDLW	Add Literal to W
Syntax	ADDLW k
Cyntax	0 ≤ k ≤ FFh
Operation	[W] ← [W] + k
Flag Affected	[C, DC, Z]
Description	The content of Work register add literal "k" in Work register
Cycle	Defensionalmentions
Example: ADDLW 08h	Before instruction: W = 08h
ADDLW VOII	After instruction:
	W = 10h
	VV = 1011
ADDPCW	Add W to PC
Syntax	ADDPCW
Operation	[PC] ← [PC] + 1 + [W], [W] < 79h
·	$[PC] \leftarrow [PC] + 1 + ([W] - 100h)$, otherwise
Flag Affected	None
Description	The relative address PC + 1 + W are loaded into PC.
Cycle	2
Example 1:	Before instruction:
ADDPCW	W = 7Fh, PC = 0212h
	After instruction:
	PC = 0292h
Example 2:	Before instruction:
ADDPCW	W = 80h, PC = 0212h
	After instruction:
	PC = 0193h
Example 3:	Before instruction:
ADDPCW	W = FEh, PC = 0212h
	After instruction:
	PC = 0211h
ADDWF	Add W to f
Syntax	ADDWF f, d
	0 ≤ f ≤ FFh
	d ∈ [0,1]
Operation	[Destination] ← [f] + [W]
Flag Affected	C, CD, Z
Description	Add the content of the W register and [f]. If d is 0, the result is stored in the W register.
	If d is 1, the result is stored back in f.
Cycle	1
Example 1:	Before instruction:
ADDWF OPERAND, 0	OPERAND = C2h
	W = 17h
	After instruction:
	OPERAND = C2h
F	W = D9h
Example 2:	Before instruction:
ADDWF OPERAND, 1	OPERAND = C2h
	W = 17h
	After instruction: OPERAND = D9h
	W = 17h
	VV = 1/11

Rev. 1.7 124/136



ADDWFC	Add W, f and Carry		
Syntax	ADDWFCf, d		
,	$0 \le f \le FFh$		
	$d \in [0,1]$		
Operation	[Destination] ← [f] + [W] + C		
Flag Affected	C, DC, Z		
Description	Add the content of the W register, [f] and Carry bit.		
	If d is 0, the result is stored in the W register.		
	If d is 1, the result is stored back in f.		
Cycle	1		
Example	Before instruction:		
ADDWFC OPERAND,1			
·	OPERAND = 02h		
	W = 4Dh		
	After instruction:		
	C = 0		
	OPERAND = 50h		
	W = 4Dh		
4315134	Lave et al. 100 av		
ANDLW	AND literal with W		
Syntax	ANDLW k		
	0 ≤ k ≤ FFh		
Operation	$[W] \leftarrow [W] \text{ AND k}$		
Flag Affected			
Description	AND the content of the W register with the eight-bit literal "k".		
Cycle	The result is stored in the W register.		
Cycle Example:	Before instruction:		
ANDLW 5Fh	W = A3h		
ANDLW SFII	After instruction:		
	W = 03h		
	44 - 0311		
ANDWF	AND W and f		
Syntax	ANDWF f, d		
2,	0 ≤ f ≤ FFh		
	$d \in [0,1]$		
Operation	[Destination] ← [W] AND [f]		
Flag Affected	7		
Description	AND the content of the W register with [f].		
Description	If d is 0, the result is stored in the W register.		
	If d is 1, the result is stored back in f.		
Cycle	1		
Example 1:	Before instruction:		
ANDWF OPERAND,0 W = 0Fh, OPERAND = 88h			
	After instruction:		
	W = 08h, OPERAND = 88h		
Example 2:	Before instruction:		
ANDWF OPERAND,1	W = 0Fh, OPERAND = 88h		
,	After instruction:		
	W = 88h, OPERAND = 08h		

Rev. 1.7 125/136



BCF	Bit Clear f				
	BCF f, b				
Syntax					
	0 ≤ f ≤ FFh				
	0 ≤ b ≤ 7				
Operation	[f] ← 0				
Flag Affected	None				
Description	Bit b in [f] is reset to 0.				
Cycle	1				
Example:	Before instruction:				
BCF FLAG, 2	FLAG = 8Dh				
	After instruction:				
	FLAG = 89h				
	Tana ya				
BSF	Bit Set f				
Syntax	BSF f, b				
	0 ≤ f ≤ FFh				
	$0 \le b \le 7$				
Operation	[f] ← 1				
Flag Affected	None				
Description	Bit b in [f] is set to 1.				
Cycle	1				
Example:	Before instruction:				
BSF FLAG, 2	FLAG = 89h				
,	After instruction:				
	FLAG = 8Dh				
BTFSC	Bit Test skip if Clear				
Syntax	BTFSCf, b				
	$0 \le f \le FFh$				
	$0 \le b \le 7$				
Operation	Skip if [f] = 0				
Flag Affected	None				
Description	If bit 'b' in [f] is 0, the next fetched instruction is discarded and a NOP is executed				
Bedonpaon	instead making it a two-cycle instruction.				
Cycle	1, 2				
Example:	Before instruction:				
Node BTFSC FLAG,					
2	After instruction:				
OP1 :	If FLAG<2> = 0				
OP2 :	PC = address(OP2)				
0.2 .	If FLAG<2> = 1				
	PC = address(OP1)				
BTFSS	Bit Test skip if Set				
Syntax	BTFSSf, b				
•	$0 \le f \le FFh$				
	$0 \le b \le 7$				
Operation	Skip if [f] = 1				
Flag Affected	None				
Description	If bit 'b' in [f] is 1, the next fetched instruction is discarded and a NOP is executed				
Boompaon	instead making it a two-cycle instruction.				
Cycle	1, 2				
Example:	Before instruction:				
Node BTFSS FLAG,					
2	After instruction:				
OP1 :	If FLAG<2> = 0				
OP1 :	PC = address(OP1)				
J1 2 .	If FLAG<2> = 1				
	PC = address(OP2)				
	1 0 - audicoo(01 2)				

Rev. 1.7 126/136



CALL	Subroutine CALL		
Syntax	CALL k		
	0 ≤ k ≤ 1FFFh		
Operation	Push Stack		
·	[Top Stack] ← PC + 1		
	PC ← k		
Flag Affected	None		
Description	Subroutine Call. First, return address PC + 1 is pushed onto the stack. The immediate		
	address is loaded into PC.		
Cycle	2		
CLRF	Clear f		
Syntax	CLRF f		
-,	0 ≤ f ≤ 255		
Operation	[f] ← 0		
Flag Affected	None		
Description	Reset the content of memory address f		
Cycle	1		
Example:	Before instruction:		
CLRF WORK	WORK = 5Ah		
	After instruction:		
	WORK = 00h		
	\sim		
CLRWDT	Clear watch dog timer		
Syntax	CLRWDT		
Operation	Watch dog timer counter will be reset		
Flag Affected	None		
Description	CLRWDT instruction will reset watch dog timer counter.		
Cycle	1		
Example:	After instruction:		
CLRWDT	WDT = 0		
COME	lo-matemant f		
COMF	Complement f		
Syntax	COMF f, d		
	$0 \le f \le 255$		
0	$d \in [0,1]$		
Operation	$[f] \leftarrow NOT([f])$		
Flag Affected			
Description	[f] is complemented. If d is 0, the result is stored in the W register. If d is 1, the result is stored back in [f]		
Cycle	1		
Example 1:	Before instruction:		
COMF OPERAND,0			
	After instruction:		
	W = DCh, OPERAND = 23h		
Example 2:	Before instruction:		
COMF OPERAND,1	W = 88h, OPERAND = 23h		
	After instruction:		
	W = 88h, OPERAND = DCh		

Rev. 1.7 127/136



DECF	Decrement f				
Syntax	DECF f, d				
	$0 \le f \le 255$				
	$d \in [0,1]$				
Operation	[Destination] ← [f] -1				
Flag Affected	Ż				
Description	[f] is decremented. If d is 0, the result is stored in the W register. If d is 1, the result is				
·	stored back in [f].				
Cycle	1				
Example 1:	Before instruction:				
DECF OPERAND,0	W = 88h, OPERAND = 23h				
	After instruction:				
	W = 22h, OPERAND = 23h				
Example 2:	Before instruction:				
DECF OPERAND,1	W = 88h, OPERAND = 23h				
	After instruction:				
	W = 88h, OPERAND = 22h				
DECFSZ	Decrement f, skip if zero				
Syntax	DECFSZ f, d				
	0 ≤ f ≤ FFh				
	d ∈ [0,1]				
Operation	[Destination] \leftarrow [f] -1, skip if the result is zero				
Flag Affected	None				
Description	[f] is decremented. If d is 0, the result is stored in the W register. If d is 1, the result is				
	stored back in [f].				
If the result is 0, then the next fetched instruction is discarded and a NOP i					
0.1	executed instead making it a two-cycle instruction.				
Cycle	1, 2				
Example:	Before instruction:				
Node DECFSZ FLAG, 1	PC = address (Node) After instruction:				
OP1 :	[FLAG] = [FLAG] - 1				
OP1 :	If [FLAG] = 0				
OFZ .	PC = address(OP1)				
	If [FLAG] ≠ 0				
	PC = address(OP2)				
	1 0				
GOTO	Unconditional Branch				
Syntax	GOTO k				
-,	0 ≤ k ≤ 1FFFh				
Operation	PC ← k				
Flag Affected	None				
Description	The immediate address is loaded into PC.				
Cycle	2				
2,0.0					
HALT	Stop CPU Core Clock				
Syntax	HALT				
Operation	CPU Stop				
Flag Affected	None				
Description	CPU clock is stopped. Oscillator is running. CPU can be waked up by internal and				
	external interrupt sources.				
Cycle	1				

Rev. 1.7 128/136



INCF	Increment f			
Syntax	INCF f, d			
j	$0 \le f \le FFh$			
	$d \in [0,1]$			
Operation	[Destination] ← [f] +1			
Flag Affected	Destination			
Description	[f] is incremented. If d is 0, the result is stored in the W register. If d is 1, the result is			
	stored back in [f].			
Cycle				
Example 1:	Before instruction:			
INCF OPERAND,0	W = 88h, OPERAND = 23h			
	After instruction:			
	W = 24h, OPERAND = 23h			
Example 2:	Before instruction:			
INCF OPERAND,1	W = 88h, OPERAND = 23h			
	After instruction:			
	W = 88h, OPERAND = 24h			
INCFSZ	Increment f, skip if zero			
Syntax	INCFSZ f, d			
	$0 \le f \le FFh$			
	d ∈ [0,1]			
Operation	[Destination] ← [f] + 1, skip if the result is zero			
Flag Affected	None			
Description	[f] is incremented. If d is 0, the result is stored in the W register. If d is 1, the result is			
	stored back in [f].			
	If the result is 0, then the next fetched instruction is discarded and a NOP is			
	executed instead making it a two-cycle instruction.			
Cycle	1, 2			
Example:	Before instruction:			
Node INCFSZ FLAG,	PC = address (Node)			
1	After instruction:			
OP1 :	[FLAG] = [FLAG] + 1			
OP2 :	If [FLAG] = 0			
	PC = address(OP2)			
	If [FLAG] ≠ 0			
	PC = address(OP1)			
IORLW	Inclusive OR literal with W			
Syntax	IORLWk			
	$0 \le k \le FFh$			
Operation	[W] ← [W] k			
Flag Affected	Z			
Description	Inclusive OR the content of the W register and the eight-bit literal "k". The result is			
·	stored in the W register.			
Cycle	1			
Example:	Before instruction:			
IORLW85h	W = 69h			
	After instruction:			
	W = EDh			

Rev. 1.7 129/136



IORWF	Inclusive OR W with f			
Syntax	IORWFf, d			
	$0 \le f \le FFh$			
	d ∈ [0,1]			
Operation	$[Destination] \leftarrow [W] \mid [f]$			
Flag Affected	Z			
Description	Inclusive OR the content of the W register and [f]. If d is 0, the result is stored in the W			
	register. If d is 1, the result is stored back in [f].			
Cycle	1			
Example: IORWF OPERAND,1	Before instruction:			
IURWF OPERAND, I	W = 88h, OPERAND = 23h After instruction:			
	W = 88h, OPERAND = ABh			
	1 551, 61 213 112 7.51			
MOVFW	Move f to W			
Syntax	MOVFW f			
·	0 ≤ f ≤ FFh			
Operation	$[W] \leftarrow [f]$			
Flag Affected	None			
Description	Move data from [f] to the W register.			
Cycle	1			
Example:	Before instruction:			
MOVFW OPERAND	W = 88h, OPERAND = 23h			
	After instruction:			
	W = 23h, OPERAND = 23h			
MOVLW	Move literal to W			
Syntax	MOVLW k			
Gymax	0 ≤ k ≤ FFh			
Operation	[W] ← k			
Flag Affected	None			
Description	Move the eight-bit literal "k" to the content of the W register.			
Cycle	1			
Example:	Before instruction:			
MOVLW 23h	W = 88h			
	After instruction:			
	W = 23h			
MOVWF	Move W to f			
Syntax	MOVWF f			
0	0 ≤ f ≤ FFh			
Operation	[f] ← [W]			
Flag Affected	None			
Description	Move data from the W register to [f].			
Cycle Example:	Before instruction:			
MOVWF OPERAND	W = 88h, OPERAND = 23h			
motor of Enviro	After instruction:			
	W = 88h, OPERAND = 88h			
	1			
NOP	No Operation			
Syntax	NOP			
Operation	No Operation			
Flag Affected	None			
Description	No operation. NOP is used for one instruction cycle delay.			
Cycle	1			

Rev. 1.7 130/136



RETFIE	Return from Interrupt		
Syntax	RETFIE		
Operation	[Top Stack] => PC		
·	Pop Stack		
	1 => GIE		
Flag Affected	None		
Description	The program counter is loaded from the top stack, then pop stack. Setting the GIE bit		
O. vala	enables interrupts.		
Cycle	2		
RETLW	Return and move literal to W		
Syntax	RETLW k		
	$0 \le k \le FFh$		
Operation	[W] ← k		
	[Top Stack] => PC		
	Pop Stack		
Flag Affected	None		
Description	Move the eight-bit literal "k" to the content of the W register. The program counter is		
	loaded from the top stack, then pop stack.		
Cycle	2		
Return	Return from Subroutine		
Syntax	RETURN		
Operation	[Top Stack] => PC		
operane.	Pop Stack		
Flag Affected	None		
Description	The program counter is loaded from the top stack, then pop stack.		
Cycle	2		
RLF	Rotate left [f] through Carry		
Syntax	RLF f, d		
	0 ≤ f ≤ FFh		
	$d \in [0,1]$		
Operation	[Destination $<$ n+1 $>$] \leftarrow [f $<$ n $>$]		
	[Destination<0>] ← C		
	C ← [f<7>]		
Flag Affected	C, Z		
Description	[f] is rotated one bit to the left through the Carry bit. If d is 0, the result is		
	stored in the W register. If d is 1, the result is stored back in [f].		
	X X Y		
C ← Regis	ter f		
Cycle			
Example:	Before instruction:		
RLF OPERAND, 1	C = 0		
VI LIVAID, I	W = 88h, OPERAND = E6h		
	After instruction:		
	C = 1		
	W = 88h, OPERAND = CCh		

Rev. 1.7 131/136



RRF	Rotate right [f] through Carry	
Syntax	RRF f, d	
	0 ≤ f ≤ FFh	
Operation	$d \in [0,1]$	
Operation	[Destination <n-1>] \leftarrow [f<n>]</n></n-1>	
	[Destination<7>] \leftarrow C C \leftarrow [f<7>]	
Flag Affected	C ← [\(\(\(\(\(\(\)\\\)\\)]	
Description	[f] is rotated one bit to the right through the Carry bit. If d is 0, the result is	
Boompaon	stored in the W register. If d is 1, the result is stored back in [f].	
C Regis	ster f	
Cycle		
Cycle Example:	Before instruction:	
RRF OPERAND, 0	C = 0	
0, 0	OPERAND = 95h	
	After instruction:	
	C = 1	
	W = 4Ah, OPERAND = 95h	
SLEEP	Oscillator stop	
Syntax	SLEEP	
Operation	CPU oscillator is stopped	
Flag Affected	PD	
Description	CPU oscillator is stopped. CPU can be waked up by external interrupt sources. ²⁸	
Cycle		
SUBLW	Subtract W from literal	
Syntax	SUBLW k	
0,1	0 ≤ k ≤ FFh	
Operation	$[W] \leftarrow k - [W]$	
Flag Affected	C, DC, Z	
Description	Subtract the content of the W register from the eight-bit literal "k". The result is stored	
Cycle	in the W register.	
Cycle Example 1:	Before instruction:	
SUBLW 02h	W = 01h	
0022	After instruction:	
	W = 01h	
	C = 1	
F	Z = 0	
Example 2: SUBLW 02h	Before instruction: W = 02h	
SUBLW UZII	After instruction:	
	W = 00h	
	C = 1	
	Z = 1	
Example 3:	Before instruction:	
SUBLW 02h	W = 03h After instruction:	
	W = FFh	
	C = 0	
	Z = 0	

Please make sure all interrupt flags are cleared before running SLEEP; "NOP" command must follow HALT and SLEEP commands.

Rev. 1.7 132/136



SUBWF	Subtract W from f		
Syntax	SUBWF f, d		
	$0 \le f \le FFh$		
	d ∈ [0,1]		
Operation	[Destination] ← [f] – [W]		
Flag Affected	C, DC, Z		
Description	Subtract the content of the W register from [f]. If d is 0, the result is stored in the W		
	register. If d is 1, the result is stored back in [f],		
Cycle	1		
Example 1: SUBWF OPERAND,	Before instruction:		
SUBWF OPERAND,	OPERAND = 33h, W = 01h After instruction:		
1	OPERAND = 32h		
	C = 1		
	Z = 0		
Example 2:	Before instruction:		
SUBWF OPERAND,			
1	After instruction:		
	OPERAND = 00h		
	C = 1		
	Z = 1		
Example 3: SUBWF OPERAND.	Before instruction: OPERAND = 04h, W = 05h		
1	After instruction:		
·	OPERAND = FFh		
	C = 0		
	Z = 0		
SUBWFC	Subtract W and Carry from f		
Syntax	SUBWFCf, d		
	0 ≤ f ≤ FFh		
0	d ∈ [0,1]		
Operation	[Destination] ← [f] – [W] –Ċ		
Flag Affected	C, DC, Z		
Description	Subtract the content of the W register from [f]. If d is 0, the result is stored in the W		
Overla	register. If d is 1, the result is stored back in [f].		
Cycle	Before instruction:		
Example 1: SUBWFC	OPERAND = 33h, W = 01h		
OPERAND, 1	C = 1		
0. 2.0 a.b, .	After instruction:		
	OPERAND = 32h, C = 1, Z = 0		
Example 2:	Before instruction:		
SUBWFC	OPERAND = 02h, W = 01h		
OPERAND, 1	C = 0		
	After instruction:		
Francis 0:	OPERAND = 00h, C = 1, Z = 1		
Example 3:	Before instruction:		
SUBWFC	OPERAND = 04h, W = 05h		
	C = 0		
OPERAND, 1	C = 0		
OPERAND, 1	C = 0 After instruction: OPERAND = FEh, C = 0, Z = 0		

Rev. 1.7 133/136




XORLW	Exclusive OR literal with W			
Syntax	XORLW k			
	$0 \le k \le FFh$			
Operation	[W] ← [W] XOR k			
Flag Affected	Z			
Description	Exclusive OR the content of the W register and the eight-bit literal "k". The result is			
	stored in the W register.			
Cycle	1			
Example:	Before instruction:			
XORLW 5Fh	W = ACh			
	After instruction:			
	W = F3h			
XORWF	Exclusive OR W and f			
Syntax	XORWF f, d			
Cyman.	0 ≤ f ≤ FFh			
	$d \in [0,1]$			
Operation	[Destination] ← [W] XOR [f]			
Flag Affected	Z			
Description	Exclusive OR the content of the W register and [f]. If d is 0, the result is stored in the W			
	register. If d is 1, the result is stored back in [f].			
Cycle	1			
Example:	Before instruction:			
XORWF OPERAND, 1	OPERAND = 5Fh, W = ACh			
	After instruction:			
	OPERAND = F3h			

Rev. 1.7 134/136



16. Package Information

Package Outline



VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

SYMBOLS	MIN.	MAX.
А		1.60
A1	0.05	0.15
A2	1.35	1.45
ь	0.17	0.27
c1	0.09	0.16
D	12.00	BSC
D1	10.00	B5C
Ε	12.00	BSC
E1	10.00	BSC
е	0.50	BSC
L	0.45	0.75
L1	1.00	REF

LQFP 64

NOTES:

1.JEDEC DUTLINE:MS-026 BCD

2.DIMENSIONS D1 AND E1 D0 NOT INCLUDE
MILLD FROTIRLISION. ALLOWABLE PROTIRLISION IS

0.25mm PER SIDE. D1 AND E1 ARE MAXIMUM
PLASTIC BODY SIZE DIMENSIONS INCLUDING
MOLD MISMATCH.

3.DIMENSION & DOES NOT INCLUDE DAMBAR
PROTRUSION.ALLOWABLE DAMBAR PROTRUSION
SHALL NOT CAUSE THE LEAD MOTH TO

EXCEED THE MAXIMUM & DIMENSION BY MORE
THAN D.08mm.

Figure 16-1 FS98O21 package outline

Rev. 1.7 135/136



17. Revision History

Ver.	Date	Page	Description
1.0	2005/08/15	All	Officially released version 1.0.
1.1	2006/03/29	120~121	LEVEL setting of LCD bias
1.2	2006/07/25	10	Add note for LVR operating temperature
		20	Revise Ambient Operating Temperature from -10~85 °C to -40~85
			°C and add LTOL test condition description
		21	Add VDDA vs TEMP and VREF vs TEMP diagrams
1.3	2008/12/24	31	Low Battery Comparator Input Selector
1.4	2009/07/08	20	Revise Sleep Current Unit: µA
1.5	2011/07/21	20	Revise Electrical Characteristics input offset TYP: 1.5Mv
1.6	2014/01/14	20	Revise OPAMP Characteristics
1.7	2014/05/22	2	Revised company address

Rev. 1.7 136/136