

August 20144

# FSA3230 — High-Speed USB2.0 / Mobile High-Definition Link (MHL™) with Negative Swing Audio

#### **Features**

- Low On Capacitance: 6 pF / 6 pF MHL / USB (Typical)
- Low Power Consumption: 30 μA Maximum
- Supports MHL Rev. 2.0
- MHL Data Rate: 4.0 Gbps
- Audio Swing: -1.5 V to +1.5 V (Typical)
- V<sub>BUS</sub> Powers Device with No V<sub>CC</sub>
- Packaged in 16-Lead UMLP (1.8 x 2.6 mm)
- Over-Voltage Tolerance (OVT) on all USB Ports, Up to 5.25 V without External Components

### **Applications**

Cell Phones and Digital Cameras

### Description

The FSA3230 is a bi-directional, low-power, high-speed, 3:1, USB2.0, MHL™ and audio switch. Configured as a double-pole, triple-throw (DP3T) switch, it is optimized for switching between high- or full-speed USB, Mobile High-Definition Link sources (per MHL Rev. 2.0 specification) and negative swing capable audio. A Single-Pole, Double-Throw (SPDT) switch is provided for ID. This ID switch provides path to support On-The-Go (OTG) communication for the USB Path OR CBUS for the MHL Path.

The FSA3230 contains special circuitry on the switch I/O pins, for applications where the  $V_{CC}$  supply is powered off ( $V_{CC}$ =0), that allows the device to withstand an over-voltage condition. This switch is designed to minimize current consumption even when the control voltage applied to the control pins is lower than the supply voltage ( $V_{CC}$ ). This is especially valuable in mobile applications, such as cell phones; allowing direct interface with the general-purpose I/Os of the baseband processor. Other applications include switching and connector sharing in portable cell phones, digital cameras, and notebook computers.

### **Ordering Information**

Part Number	Top Mark	Operating Temperature Range	Package
FSA3230UMX	LK		16-Lead, Ultrathin Molded Leadless Package (UMLP), 1.8 x 2.6 mm

### **Analog Symbol**




Figure 1. Analog Symbol

Table 1. Data Switch Select Truth Table

SEL1 <sup>(1)</sup>	SEL0 <sup>(1)</sup>	Shunt	Function
0	0	Enable	D+/D- connected to USB+/USB-; ID connected to ID_USB
0	1	Disable	D+/D- connected to R/L; ID connected to ID_USB
1	0	Enable	D+/D- connected to MHL+/MHL; ID connected to CBUS
1	1	Enable	D+/D- high impedance; ID Hi-Z

#### Note:

1. Control inputs should never be left floating or unconnected. To guarantee default switch closure to the USB position, the SEL[0:1] pins should be tied to GND with a weak pull-down resistor (3  $M\Omega$ ) to minimize static current draw.

D-

ID

## **Pin Configuration**




Figure 2. Pin Assignments

Figure 3. Top Through View

### **Pin Definitions**

Pin	Name	Description		
1	V <sub>CC</sub>	V <sub>CC</sub> Supply		
2	SEL0	Control Pin		
3	SEL1	Control Pin		
4	USB+	USB Differential Data (Positive)		
5	USB-	USB Differential Data (Negative)		
6	R	Audio R (Negative Swing)		
7	L	Audio L (Negative Swing)		
8	ID_USB	ID for USB Host		
9	CBUS	CBUS for MHL Host		
10	MHL+	MHL Differential Data (Positive)		
11	MHL-	MHL Differential Data (Negative)		
12	GND	Ground		
13	ID	Common Data Path for ID		
14	D-	Common Data Path D-		
15	D+	Common Data Path D+		
16	V <sub>BUS</sub>	V <sub>BUS</sub> Pin from Micro-USB Connector		

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit	
V <sub>CC</sub> , V <sub>BUS</sub>	Supply Voltage		-0.5	6.0	V	
V <sub>CNTRL</sub>	DC Input Voltage (SEL[1:0]) <sup>(2)</sup>		-0.5	V <sub>CC</sub>	V	
		USB	-0.5	6.0		
V	DC Switch I/O Voltage <sup>(2)</sup>	MHL	-0.5	6.0	V	
$V_{SW}$	DC Switch I/O Voltage	AUDIO	-2.0	3		
		ID	-0.5	6.0	V	
I <sub>IK</sub>	DC Input Diode Current		-50		mA	
		USB		60	mA	
I <sub>OUT</sub>	Switch DC Output Current (Continuous)	MHL		60	mA	
	J	AUDIO	1	60	mA	
	Switch DC Output Peak Current (Pulsed at 1ms Duration, <10% Duty Cycle)	USB		150	mA	
I <sub>OUTPEAK</sub>		MHL		150	mA	
	(1 dised at 1115 Duration, <10 % Duty Cycle)	AUDIO		150	mA	
T <sub>STG</sub>	Storage Temperature		-65	+150	°C	
MSL	Moisture Sensitivity Level: JEDEC J-STD-020A			1		
	Human Body Model, JEDEC: JESD22-A114	All Pins		3.5		
505	IEC 61000-4-2, Level 4, for D+/D- and V <sub>CC</sub> Pins <sup>(3)</sup>	Contact		8	1	
ESD	IEC 61000-4-2, Level 4, for D+/D- and V <sub>CC</sub> Pins <sup>(3)</sup>	Air		15	kV	
	Charged Device Model, JESD22-C101			2		

#### Notes:

- 2. The input and output negative ratings may be exceeded if the input and output diode current ratings are observed. V<sub>SW</sub> refers to analog data switch paths (USB, MHL, and audio).
- 3. Testing performed in a system environment using TVS diodes.

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V <sub>BUS</sub>	Supply Voltage Running from V <sub>BUS</sub> Voltage	4.2	5.25	V
Vcc	Supply Voltage Running from V <sub>CC</sub>	2.5	4.5	V
t <sub>RAMP(VBUS)</sub>	Power Supply Slew Rate from V <sub>BUS</sub>	100	1000	µs/V
t <sub>RAMP(VCC)</sub>	Power Supply Slew Rate from V <sub>CC</sub>	100	1000	μs/V
$\Theta_{JA}$	Thermal Resistance, Junction to Ambient		283	C°/W
$\Theta_{\sf JC}$	Thermal Resistance, Junction to Case		145	C°/W
$V_{CNTRL}$	Control Input Voltage (SEL[1:0]) <sup>(4)</sup>	0	4.5	V
$V_{SW(USB)}$	Switch I/O Voltage (USB and ID Switch Path)	-0.5	3.6	V
V <sub>SW(MHL)</sub>	Switch I/O Voltage (MHL Switch Path)	1.65	3.45	V
$V_{SW(AUD)}$	Switch I/O Voltage (Audio Switch Path)	-1.5	3.0	V
$T_A$	Operating Temperature	-40	+85	°C

#### Note:

4. The control inputs must be held HIGH or LOW; they must not float.

#### **DC Electrical Characteristics**

All typical value are at T<sub>A</sub>=25°C unless otherwise specified.

Cumbal	Doromotor	Condition	V <sub>cc</sub>	T <sub>A</sub> =- 40°C to +85°C			I Imit
Symbol	mbol Parameter Condition (V)	(V)	Min.	Тур.	Max.	Unit	
V <sub>IK</sub>	Clamp Diode Voltage	I <sub>IN</sub> =-18 mA	2.5			-1.2	V
V <sub>IH</sub>	Control Input Voltage High SEL[1:0]		2.5 to 4.50	1.0			V
V <sub>IL</sub>	Control Input Voltage Low SEL[1:0]		2.5 to 4.50			0.5	٧
I <sub>IN</sub>	Control Input Leakage SEL[1:0]	V <sub>SW</sub> (USB/MHL)=0 to 3.6 V, V <sub>SW</sub> (AUD)=0 to 3.0 V, V <sub>CNTRL</sub> =0 to V <sub>CC</sub>	4.5	-0.5		0.5	μΑ
I <sub>OZ(MHL)</sub>	Off-State Leakage for Open MHL Data Paths	$V_{SW}$ =1.65 $\leq$ MHL $\leq$ 3.45 V SEL[1:0]= $V_{CC}$	4.5	-1		1	μA
I <sub>OZ(USB)</sub>	Off-State Leakage for Open USB Data Paths	$V_{SW}$ =0 $\leq$ USB $\leq$ 3.6 V SEL[1:0]= $V_{CC}$	4.5	-0.5		0.5	μA
I <sub>OZ(ID)</sub>	Off-State Leakage for Open ID Data Paths	$\label{eq:sw} \begin{array}{l} V_{\text{SW}} {=} 0 \leq \text{ ID} \leq 3.6 \text{ V}, \\ \text{SEL}[1:0] {=} V_{\text{CC}} \end{array}$	4.5	-1		1	μA
I <sub>CL(MHL)</sub>	On-State Leakage for Closed MHL Data Paths <sup>(5)</sup>	$V_{SW}$ =1.65 $\leq$ MHL $\leq$ 3.45 V, SEL0=GND, SEL1= $V_{CC}$ , Other Side of Switch Float	4.5	-0.75		0.75	μΑ
I <sub>CL(USB)</sub>	On-State Leakage for Closed USB Data Paths <sup>(5)</sup>	$V_{SW}=0 \le USB \le 3.6 \text{ V}$ SEL[1:0]=GND, Other Side of Switch Float	4.5	-0.75		0.75	μΑ

Continued on the following page...

### **DC Electrical Characteristics**

All typical value are at T<sub>A</sub>=25°C unless otherwise specified.

O. make al	Domester	On whiting	V <sub>cc</sub>	T <sub>A</sub> =- 40°C to +85°C			1110:4
Symbol	Parameter	Condition	(V)	Min.	Тур.	Max.	Unit
I <sub>CL(AUD)</sub>	On-State Leakage for Closed <sup>(5)</sup> AUDIO Data Path	$V_{SW}$ =-1.5 $\leq$ R/L $\leq$ 1.5 V SEL1=GND, SEL0=V <sub>CC</sub> , Other Side of Switch Float	4.5	-1.0		1.0	μA
I <sub>CL(ID)</sub>	On-State Leakage for Closed ID Data Paths <sup>(5)</sup>	$V_{SW}$ =0 $\leq$ ID $\leq$ 3.6 V, SEL[1:0]=00, 01 or 10	4.5	-1.0		1.0	μA
I <sub>OFF</sub>	Power-Off Leakage Current (All I/O Ports)	V <sub>SW</sub> (USB/MHL)=0 to 3.6 V, V <sub>SW</sub> (AUD)=0 to 3.0 V, Figure 4	0	-1		1	μΑ
R <sub>ON(USB)</sub>	HS Switch On Resistance (USB to D Path)	V <sub>SW</sub> =0.4 V, I <sub>ON</sub> =-8 mA, SEL[1:0]=GND, Figure 5	2.5		3.9	6.5	Ω
R <sub>ON(MHL)</sub>	HS Switch On Resistance (MHL to D Path)	V <sub>SW</sub> =V <sub>CC</sub> -1050 mV, SEL0=GND, SEL1=V <sub>CC</sub> , I <sub>ON</sub> =-8 mA, Figure 5	2.5		5		Ω
R <sub>ON(Audio)</sub>	Audio Switch On Resistance (R/L Path)	V <sub>SW</sub> =-1.5 V to 1.5 V, SEL1=GND, SEL0=V <sub>CC</sub> , I <sub>ON</sub> =-24 mA, Figure 5	2.5		4		Ω
R <sub>ON(ID)</sub>	ID Switch On Resistance (ID_USB or CBUS to D Path)	V <sub>SW</sub> =3 V, I <sub>ON</sub> =-8 mA, SEL[1:0]=00, 01 or 10, Figure 5	2.5		12		Ω
$\Delta R_{\text{ON(MHL)}}$	Difference in R <sub>ON</sub> Between MHL Positive-Negative	V <sub>SW</sub> =V <sub>CC</sub> -1050 mV, SEL0=GND, SEL1=V <sub>CC</sub> , I <sub>ON</sub> =-8 mA, Figure 5	2.5		0.03		Ω
$\Delta R_{ON(USB)}$	Difference in R <sub>ON</sub> Between USB Positive-Negative	V <sub>SW</sub> =0.4 V, I <sub>ON</sub> =-8 mA, SEL[1:0]=GND, Figure 5	2.5		0.18		Ω
$\Delta R_{\text{ON(ID)}}$	Difference in R <sub>ON</sub> Between ID_USB and CBUS	V <sub>SW</sub> =3 V, I <sub>ON</sub> =-8 mA, SEL[1:0]=00, 01 or 10, Figure 5	2.5		0.4		Ω
R <sub>ONF(MHL)</sub>	Flatness for R <sub>ON</sub> MHL Path	$V_{SW}$ =1.65 to 3.45 V, SEL0=GND, SEL1= $V_{CC}$ , $I_{ON}$ =-8 mA, Figure 5	2.5		1		Ω
R <sub>ONFA(AUDIO)</sub>	Flatness for R <sub>ON</sub> Audio Path	V <sub>SW</sub> =-1.5 V to 1.5 V, SEL1=GND, SEL0=V <sub>CC</sub> , I <sub>ON</sub> =-24 mA, Figure 5	2.5		0.1	7	Ω
R <sub>SH</sub>	Shunt Resistance		3.6		125	200	Ω
I <sub>CC</sub>	Quiescent Current	V <sub>CNTRL</sub> =0 or 4.5 V, I <sub>OUT</sub> =0	4.5			30	μΑ
la	Delta Increase in Quiescent	V <sub>CNTRL</sub> =1.65 V, I <sub>OUT</sub> =0	4.5			18	^
I <sub>CCT</sub>	Current per Control Pin	V <sub>CNTRL</sub> =2.5 V, I <sub>OUT</sub> =0	4.5			10	μA

#### Note:

5. For this test, the data switch is closed with the respective switch pin floating.

### **AC Electrical Characteristics**

All typical value are at T<sub>A</sub>=25°C unless otherwise specified.

Symbol	Donomotor	Condition	v 00	T <sub>A</sub> =- 40°C to +85°C			Unit
Symbol	Parameter	rameter Condition V <sub>CC</sub> (V)		Min.	Тур.	Max.	Unit
t <sub>ONUSB</sub>	USB Turn-On Time, SEL[1:0] to Output	$\begin{array}{c} \text{R}_\text{L}{=}50~\Omega,~\text{C}_\text{L}{=}5\text{pF},~\text{V}_\text{SW(USB)}{=}0.8~\text{V},\\ \text{V}_\text{SW(MHL)}{=}3.3~\text{V},~\text{V}_\text{SW(AUD)}{=}1.5~\text{V},\\ \text{Figure 6, Figure 7} \end{array}$	2.5 to 3.6		445	600	ns
t <sub>OFFUSB</sub>	USB Turn-Off Time, SEL[1:0] to Output	$\begin{array}{c} \text{R}_\text{L}\text{=}50~\Omega,~\text{C}_\text{L}\text{=}5~\text{pF},~\text{V}_\text{SW(USB)}\text{=}0.8~\text{V},\\ \text{V}_\text{SW(MHL)}\text{=}3.3~\text{V},~\text{V}_\text{SW(AUD)}\text{=}1.5~\text{V},\\ \text{Figure 6, Figure 7} \end{array}$	2.5 to 3.6		445	600	ns
t <sub>ONAUD</sub>	AUDIO Turn-On Time, SEL[1:0] to Output	$ \begin{array}{c} R_L{=}50~\Omega,~C_L{=}5~pF,~V_{SW(USB)}{=}0.8~V,\\ V_{SW(MHL)}{=}3.3~V,~V_{SW(AUD)}{=}1.5~V,\\ Figure~6,~Figure~7 \end{array} $	2.5 to 3.6		445	600	ns
toffaud	AUDIO Turn-Off Time, SEL[1:0] to Output	$\begin{array}{c} R_L{=}50~\Omega,~C_L{=}5~pF,~V_{SW(USB)}{=}0.8~V,\\ V_{SW(MHL)}{=}3.3~V,~V_{SW(AUD)}{=}1.5~V,\\ Figure~6,~Figure~7 \end{array}$	2.5 to 3.6		445	600	ns
tonmhl	MHL Turn-On Time, SEL[1:0] to Output	$\begin{array}{c} R_L{=}50~\Omega,~C_L{=}5~pF,~V_{SW(USB)}{=}0.8~V,\\ V_{SW(MHL)}{=}3V,~V_{SW(AUD)}{=}1.5~V,\\ Figure~6,~Figure~7 \end{array}$	2.5 to 3.6		445	600	ns
t <sub>OFFMHL</sub>	MHL Turn-Off Time, SEL[1:0] to Output	$\begin{array}{c} R_L{=}50~\Omega,~C_L{=}5~pF,~V_{SW(USB)}{=}0.8~V,\\ V_{SW(MHL)}{=}3.3~V,~V_{SW(AUD)}{=}1.5~V,\\ Figure~6,~Figure~7 \end{array}$	2.5 to 3.6		445	600	ns
t <sub>PD</sub>	Propagation Delay <sup>(6)</sup>	$C_L$ =5 pF, $R_L$ =50 $\Omega$ , Figure 6, Figure 8	2.5 to 3.6		0.25		ns
t <sub>BBM</sub>	Break-Before-Make <sup>(6)</sup>	$R_L$ =50 $\Omega$ , $C_L$ =5 pF, $V_{AUD}$ =1.5 V, $V_{MHL}$ =3.3 V, $V_{USB}$ =0.8 V, Figure 9	2.5 to 3.6		350		ns
O <sub>IRR(MHL)</sub>	Off Isolation <sup>(6)</sup>	$V_S$ =1 $V_{pk\text{-}pk}$ , $R_L$ =50 $\Omega$ , f=240 MHz, Figure 10	2.5 to 3.6		-41		dB
O <sub>IRR(USB)</sub>	On isolation	$V_S$ =400 m $V_{pk-pk}$ , R $_L$ =50 $\Omega$ , f=240 MHz, Figure 10	2.5 to 3.6	-/	-38		dB
Xtalk <sub>MHL</sub>		$V_S$ =1 $V_{pk\text{-}pk}$ , $R_L$ =50 $\Omega$ , f=240 MHz, Figure 11	2.5 to 3.6		-37		dB
Xtalk <sub>USB</sub>	Non-Adjacent Channel Crosstalk <sup>(6)</sup>	$V_S$ =400 m $V_{pk-pk}$ , R $_L$ =50 $\Omega$ , f=240 MHz, Figure 11	2.5 to 3.6		-34		dB
Xtalk <sub>AUD</sub>		$V_S$ =100 m $V_{RMS}$ , $R_L$ =32 $\Omega$ , f=20 kHz, Figure 11	2.5 to 3.6		-70		dB
THD	Total Harmonic Distortion	$R_T$ =32 $\Omega$ , $V_{SW}$ =2 $V_{pk-pk}$ , f=20 Hz to 20 kHz, $V_{BIAS}$ =0 V	2.5		0.03		%
	0 0"	$V_{\text{IN}}$ =1 $V_{\text{pk-pk}}$ , Common Mode Voltage= $V_{\text{CC}}$ - 1.1 V, MHL Path, R <sub>L</sub> =50 $\Omega$ , C <sub>L</sub> =0 pF, Figure 12			2.0	6	GHz
BW	S <sub>DD21</sub> Differential -3db Bandwidth <sup>(6)</sup>	$V_{\text{IN}}$ =400 m $V_{\text{pk-pk}}$ , Common Mode Voltage=0.2 V, USB Path, R <sub>L</sub> =50 $\Omega$ , C <sub>L</sub> =0 pF, Figure 12	2.5 to 3.6		2.0		GHZ
		AUDIO Path, R <sub>L</sub> =50 Ω, C <sub>L</sub> =0p F			50		MHz

#### Note:

6. Guaranteed by characterization.

### **USB High-Speed AC Electrical Characteristics**

All typical value are at T<sub>A</sub>=25°C unless otherwise specified.

Symbol	Parameter	Condition	V <sub>cc</sub> (V)	Тур.	Unit
t <sub>SK(P)</sub>	Skew of Opposite Transitions of the Same Output <sup>(7)</sup>	C <sub>L</sub> =5 pF, R <sub>L</sub> =50 Ω, Figure 13	3.0 to 3.6	3	ps
tı	Total Jitter <sup>(7)</sup>	R <sub>L</sub> =50 Ω, C <sub>L</sub> =5 pF, t <sub>R</sub> =t <sub>F</sub> =500 ps (10-90%) at 480 Mbps, PN7	3.0 to 3.6	15	ps

#### Note:

7. Guaranteed by characterization.

### **MHL AC Electrical Characteristics**

All typical value are at T<sub>A</sub>=25°C unless otherwise specified.

Symbol	Parameter	Condition	V <sub>cc</sub> (V)	Тур.	Unit
t <sub>SK(P)</sub>	Skew of Opposite Transitions of the Same Output <sup>(8)</sup>	$\mbox{R}_{\mbox{\scriptsize PU}}\!\!=\!\!50~\Omega$ to $\mbox{V}_{\mbox{\scriptsize CC}},~\mbox{C}_{\mbox{\scriptsize L}}\!\!=\!\!0~\mbox{\scriptsize pF}$	3.0 to 3.6	3	ps
t <sub>J</sub>	Total Jitter <sup>(8)</sup>	f=2.25 Gbps, PN7, R <sub>PU</sub> =50 $\Omega$ to V <sub>CC</sub> , C <sub>L</sub> =0 pF	3.0 to 3.6	26	ps

#### Note:

8. Guaranteed by characterization.

### Capacitance


All typical value are at T<sub>A</sub>=25°C unless otherwise specified.

Symbol	Parameter	Condition	Тур.	Unit
C <sub>IN</sub>	Control Pin Input Capacitance <sup>(9)</sup>	V <sub>CC</sub> =0 V, f=1 MHz	1.5	
C <sub>ON(USB)</sub>	USB Path On Capacitance <sup>(9)</sup>	V <sub>CC</sub> =3.3 V, f=240 MHz, Figure 14	6.0	
C <sub>OFF(USB)</sub>	USB Path Off Capacitance <sup>(9)</sup>	V <sub>CC</sub> =3.3 V, f=240 MHz, Figure 15	2.5	7
C <sub>ON(MHL)</sub>	MHL Path On Capacitance <sup>(9)</sup>	V <sub>CC</sub> =3.3 V, f=240 MHz, Figure 14	6.0	
C <sub>OFF(MHL)</sub>	MHL Path Off Capacitance <sup>(9)</sup>	V <sub>CC</sub> =3.3 V, f=240 MHz, Figure 15	2.5	pF
C <sub>ON(AUD)</sub>	Audio Path On Capacitance <sup>(9)</sup>	V <sub>CC</sub> =3.3 V, f=1 MHz, Figure 14	10	
C <sub>OFF(AUD)</sub>	Audio Path Off Capacitance <sup>(9)</sup>	V <sub>CC</sub> =3.3 V, f=1 MHz, Figure 15	2.5	
C <sub>ON(ID)</sub>	ID Path On Capacitance <sup>(9)</sup>	V <sub>CC</sub> =3.3 V, f =1 MHz, Figure 14	3.5	
C <sub>OFF(ID)</sub>	ID Path Off Capacitance <sup>(9)</sup>	V <sub>CC</sub> =3.3 V, f =1 MHz, Figure 15	1.5	-1

#### Note:

9. Guaranteed by characterization.

### **Test Diagrams**



\*\*Each switch port is tested separately

 $D_n$  $V_{SW}$ GND Select **GND**  $V_{SEL} = 0$  or Vcc $R_{ON} = V_{ON} / I_{ON}$ 

HSD<sub>n</sub> or R/L  $V_{ON}$ 

Figure 4. Off Leakage

Figure 5. On Resistance




Figure 6. AC Test Circuit Load




Figure 7. Turn-On / Turn-Off Waveforms




Figure 8. Propagation Delay (t<sub>R</sub>t<sub>F</sub> - 500ps)

10. HSD<sub>n</sub> refers to the high-speed data USB or MHL paths.

### **Test Diagrams**






Figure 9. Break-Before-Make Interval Timing



 $V_S$ ,  $R_S$  and  $R_T$  are functions of the application environment (see AC/DC Tables for values). Off Isolation = 20 Log ( $V_{OUT}$  -  $V_{IN}$ )

Figure 10. Channel Off Isolation (SDD21)




VS, RS and RT are functions of the application environment (see AC/DC Tables for values).

Off Isolation = 20 Log (VOUT - VIN)

Figure 11. Non-Adjacent Channel-to-Channel Crosstalk (SDD21)

### **Test Diagrams**



V<sub>S</sub>, R<sub>S</sub> and R<sub>T</sub> are functions of the application environment (see AC/DC Tables for values).

Figure 12. Insertion Loss (SDD21)




Figure 13. Intra-Pair Skew Test t<sub>SK(P)</sub>




Figure 14. Channel On Capacitance

Figure 15. Channel Off Capacitance

### **Functional Description**

#### **Insertion Loss**

One of the key factors for using the FSA3230 in mobile digital video applications is the small amount of insertion loss experienced by the received signal as it passes through the switch. This results in minimal degradation of the received eye. One of the ways to measure the quality of the high data rate channels is using balanced ports and four-port differential S-parameter analysis, particularly SDD21.

Bandwidth is measured using the S-parameter SDD21 methodology.




Figure 16. MHL Path SDD21 Insertion Loss Curve




Figure 17. USB Path SDD21 Insertion Loss Curve

### **Typical Applications**

Figure 18 shows the FSA3230 utilizing the  $V_{\text{BUS}}$  from the micro-USB connection. The 3  $M\Omega$  resistors are used

to ensure, for manufacturing test via the micro-USB connector, that the FSA3230 configures for connectivity to the baseband or application processor. Figure 19 shows the configuration for the FSA3230 "self powered" by battery only.

### **Switch Power Operation**

In normal operation, the FSA3230 is powered from the  $V_{CC}$  pin, which typically is derived from a regulated power management device. In special circumstances, such as production test or system firmware upgrade, the device can be powered from the  $V_{BUS}$  pin. If both  $V_{CC}$  and  $V_{BUS}$  pins are present,  $V_{CC}$  is selected as the power source and  $V_{BUS}$  is ignored (see Table 2).




Figure 18. Application Using V<sub>BUS</sub>






Figure 19. "Self-Powered" Application Using  $V_{\text{BAT}}$ 

Table 2. Switch Power Selection Truth Table

V <sub>cc</sub>	V <sub>BUS</sub>	Switch Power Source
0	0	No Switch Power, Switch Paths High Z
0	1	$V_{BUS}$
1	0	V <sub>CC</sub>
1	1	V <sub>CC</sub>

Description	Nominal Values for MKT-UMLP16A Rev5 (mm)
Overall Height	0.50
Package Standoff	0.012
Lead Thickness	0.15
Lead Width	0.20
Lead Length	0.40
Lead Pitch	0.40
Body Length (Y)	Min: 2.50, Nom: 2.60, Max: 2.70
Body Width (X)	Min: 1.70, Nom: 1.80, Max: 1.90





**LEAD** 

**OPTION 2** 

SCALE 2:1

### **NOTES:**

- A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC STANDARD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- D DRAWING FILENAME: MKT-UMLP16ArevG.
- E. TERMINAL SHAPE MAY VARY ACCORDING TO PACKAGE SUPPLIER, SEE TERMINAL SHAPE VARIANTS.

**ON Semiconductor** 

**LEAD** 

**OPTION 1** 

SCALE 2:1



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative