

# FSEM311, FSEM311Z

## Green Mode Fairchild Power Switch (FPS™)

### Features

- Internal Avalanche Rugged Sense FET
- Precision Fixed Operating Frequency
- Internal Start-up Circuit
- Pulse-by-Pulse Current Limiting
- Over Voltage Protection (OVP)
- Over Load Protection (OLP)
- Internal Thermal Shutdown Function (TSD)
- Auto-Restart Mode
- Under Voltage Lockout (UVLO)
- Low Operating Current (3mA)
- Adjustable Peak Current Limit
- Built-in Soft Start

### Applications

- SMPS for STB, DVD & DVCD Player
- SMPS for Auxiliary Power

### Related Resources

- [AN-4137, AN-4141, AN-4147, AN-4150 \(Flyback\)](#)

### Description

The FSEM311 family of integrated Pulse Width Modulator (PWM) and Sense FET are specifically designed for high performance offline Switch Mode Power Supplies (SMPS) with minimal external components. All Ex series devices are integrated high voltage power switching regulators which combine an avalanche rugged Sense FET with a current mode PWM control block. The integrated PWM controller features include: Under Voltage Lock Out (UVLO) protection, Leading Edge Blanking (LEB), an optimized gate turn-on/turn-off driver, Thermal Shut Down (TSD) protection and temperature compensated precision current sources for loop compensation and fault protection circuitry. When start up the FSEM311 offers good soft start performance. When compared to a discrete MOSFET and controller or RCC switching converter solution, the FSEM311 family devices reduce total component count, design size, weight while increasing efficiency, productivity, and system reliability. Both devices provide a basic platform that is well suited for the design of cost-effective flyback converters.

### Ordering Information


Part Number	Oper. Temp.	Top Mark	Eco Status	PKG	Packing Method	BV <sub>DSS</sub>	Maximum Output Power Table <sup>(1)</sup>			
							Current Limit	R <sub>DS(ON)</sub> ,MAX	230V <sub>AC</sub> ± 15% <sup>(2)</sup>	85 ~ 265V <sub>AC</sub>
								Open Frame <sup>(3)</sup>	Open Frame <sup>(3)</sup>	
FSEM311	-25 ~ 85°C	EM311	RoHS	8-DIP	Rail	650V	0.58A	19 Ω	13W	8W
FSEM311Z	-25 ~ 85°C	EM311Z	RoHS	8-DIP	Rail	700V	0.58A	19 Ω	13W	8W

 For Fairchild's definition of "green" Eco Status, please visit: [http://www.fairchildsemi.com/company/green/rohs\\_green.html](http://www.fairchildsemi.com/company/green/rohs_green.html).

#### Notes:

1. The junction temperature can limit the maximum output power.
2. 230V<sub>AC</sub> or 100/115V<sub>AC</sub> with doubler. The maximum power with CCM operation.
3. Maximum practical continuous power in an open-frame design at 50°C ambient.

### Application Diagram



FSEM311  
Rev.1.0.0

Figure 1. Typical Application

### Internal Block Diagram




Figure 2. Internal Block Diagram

### Marking Information




Figure 3. Top Mark

### Pin Configuration




Figure 4. Pin Configuration

### Pin Definitions

Pin #	Name	Description
1	GND	<b>Ground.</b> Sense FET source terminal on primary side and internal control ground.
2	V <sub>CC</sub>	<b>Positive supply voltage input.</b> Although connected to an auxiliary transformer winding, current is supplied from pin 5 (V <sub>STR</sub> ) via an internal switch during start-up (see Internal Block Diagram Section). It is not until V <sub>CC</sub> reaches the UVLO upper threshold (12V) that the internal start-up switch opens and device power is supplied via the auxiliary transformer winding.
3	V <sub>FB</sub>	<b>Feedback Voltage.</b> is the non-inverting input to the PWM comparator. It has a 0.9mA current source connected internally while a capacitor and opto-coupler are typically connected externally. There is a time delay while charging external capacitor C <sub>FB</sub> from 3V to 6V using an internal 5μA current source. This time delay prevents false triggering under transient conditions but still allows the protection mechanism to operate under true overload conditions.
4	I <sub>PK</sub>	<b>Peak Current Limit.</b> Adjusts the peak current limit of the Sense FET. The feedback 0.9mA current source is diverted to the parallel combination of an internal 2.8kΩ resistor and any external resistor to GND on this pin to determine the peak current limit.
5	V <sub>STR</sub>	<b>Start up.</b> Is connected to the rectified AC line voltage source. At start-up the internal switch supplies internal bias and charges an external storage capacitor placed between the Vcc pin and ground. Once the Vcc reaches 12V, the internal switch is opened.
6, 7, 8	Drain	<b>Drain.</b> Are designed to connect directly to the primary lead of the transformer and are capable of switching a maximum of 650V. Minimizing the length of the trace connecting these pins to the transformer will decrease leakage inductance.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.  $T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Min.	Max.	Unit
$V_{STR}$	$V_{STR}$ Pin Voltage	650		V
$V_{DS}$	Drain Pin Voltage	FSEM311	650	V
		FSEM311Z	700	
$V_{CC}$	Supply Voltage		20	V
$V_{FB}$	Feedback Voltage Range	-0.3	Internally clamped voltage <sup>(4)</sup>	V
$I_{DM}$	Drain Current Pulsed <sup>(5)</sup>		1.5	A
$E_{AS}$	Single Pulsed Avalanche Energy <sup>(6)</sup>		10	mJ
$P_D$	Total Power Dissipation		1.5	W
$T_J$	Recommended Operating Junction Temperature	-25	Internally limited	$^\circ\text{C}$
$T_A$	Operating Ambient Temperature	-25	85	$^\circ\text{C}$
$T_{STG}$	Storage Temperature	-55	150	$^\circ\text{C}$
ESD <sup>(7)</sup>	Human Body Model, JESD 22-A114A	2		KV
	Charged Device Model, JESD 22-C101C	2		
$\theta_{JA}^{(8)(9)}$	Junction-to-Ambient Thermal Resistance		80.01	$^\circ\text{C/W}$
$\theta_{JC}^{(8)(10)}$	Junction-to-Case Thermal Resistance		18.85	
$\theta_{JT}^{(8)(11)}$	Junction-to-Top Thermal Resistance		33.70	

### Notes:

- $V_{FB}$  is clamped by internal clamping diode(8V,  $I_{CLAMP\_MAX} < 100\mu\text{A}$ ).  
After shut down before  $V_{CC}$  reaching  $V_{STOP}$ ,  $V_{SD} < V_{FB} < V_{CC}$
- Repetitive rating: Pulse width limited by maximum junction temperature.
- $L=51\text{mH}$ , starting  $T_J=25^\circ\text{C}$ .
- Meet JEDEC Standards JESD 22-A114A and JESD 22-C101C.
- All items are tested with the standards JESD 51-2 and JESD 51-10 (DIP Package).
- Free-standing, with no heat-sink, under natural convection.
- Infinite cooling condition - refer to the SEMI G30-88.
- Measured on the PKG top surface.

## Electrical Characteristics

$T_A = 25^\circ\text{C}$  unless otherwise specified

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units	
<b>Sense FET Section</b>							
$BV_{DSS}$	Drain Source Breakdown Voltage	FSEM311	$V_{CC} = 0V, I_D = 100\mu A$	650			V
		FSEM311Z		700			
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 650V, V_{GS} = 0V$			50	$\mu A$	
		$V_{DS} = 650V, V_{GS} = 0V, T_C = 125^\circ\text{C}$			200	$\mu A$	
$R_{DS(ON)}$	Drain-Source On-State Resistance <sup>(12)</sup>	$V_{GS} = 10V, V_{DS} = 0V, T_C = 125^\circ\text{C}$		14.0	19.0	$\Omega$	
$C_{SS}$	Input Capacitance	$V_{GS} = 0V, V_{DS} = 25V, f = 1\text{MHz}$		162		pF	
$C_{OSS}$	Output Capacitance	$V_{GS} = 0V, V_{DS} = 25V, f = 1\text{MHz}$		18		pF	
$C_{RSS}$	Reverse Transfer Capacitance	$V_{GS} = 0V, V_{DS} = 25V, f = 1\text{MHz}$		3.8		pF	
$t_{d(ON)}$	Turn-On Delay Time	$V_{DD} = 350V, I_D = 25\text{mA}$		9.5		nS	
$t_r$	Rise Time	$V_{DD} = 350V, I_D = 25\text{mA}$		19		nS	
$t_{d(off)}$	Turn-Off Delay Time	$V_{DD} = 350V, I_D = 25\text{mA}$		33.0		nS	
$t_f$	Fall Time	$V_{DD} = 350V, I_D = 25\text{mA}$		42		nS	
<b>Control Section</b>							
$f_{OSC}$	Switching Frequency	$V_{DS} = 650V, V_{GS} = 0V$	61	67	73	KHz	
$\Delta f_{OSC}$	Switching Frequency Variation <sup>(13)</sup>	$-25^\circ\text{C} < T_J < 85^\circ\text{C}$		$\pm 5$	$\pm 10$	%	
$D_{MAX}$	Maximum Duty Cycle	$V_{FB} = 4V$	71	77	83	%	
$D_{MIN}$	Minimum Duty Cycle	$V_{FB} = 0V$	0	0	0	%	
$V_{START}$	UVLO Threshold Voltage		11	12	13	V	
$V_{STOP}$		After turn on	7	8	9	V	
$I_{FB}$	Feedback Source Current	$V_{FB} = 0V$	700	900	1100	$\mu A$	
$t_{S/S}$	Internal Soft Start Time	$V_{FB} = 4V$	10	15	20	ms	
<b>Burst Mode Section</b>							
$V_{BURH}$	Burst-Mode High Threshold Voltage		0.4	0.5	0.6	V	
$V_{BURL}$	Burst-Mode Low Threshold Voltage		0.25	0.35	0.45		
<b>Protection Section</b>							
$I_{LIM}$	Peak Current Limit	$T_J = 25^\circ\text{C}, di/dt = 90\text{mA}/\mu\text{sec}$	0.51	0.58	0.65	A	
$t_{CLD}$	Current Limit Delay Time <sup>(13)</sup>		200			ns	
$V_{SD}$	Shutdown Feedback Voltage		5.5	6.0	6.5	V	
$I_{DELAY}$	Shutdown Delay Current	$V_{FB} = 4V$	3.5	5.0	6.5	$\mu A$	
$t_{LEB}$	Leading-Edge Blanking Time <sup>(13)</sup>		200			ns	
$V_{OVP}$	Over Voltage Protection		18	19	-	V	
TSD	Thermal Shutdown Temperature <sup>(13)</sup>		125	140	155	$^\circ\text{C}$	
<b>Total Device Section</b>							
$I_{OP}$	Operating Supply Current (Control Part Only)	$V_{CC} = 14V$	1	3	5	mA	
$I_{CH}$	Start-up Charging Current	$V_{CC} = 0V$	0.70	0.85	1.00	mA	
$V_{STR}$	Minimum $V_{STR}$ Supply Voltage	$V_{CC} = 0V$	35	-	-	V	

### Notes:

12. Pulse test: Pulse width=300ms, duty=2%

13. Though guaranteed, it is not 100% tested in the mass production.

## Typical Performance Characteristics

These characteristic graphs are normalized at  $T_A = 25^\circ\text{C}$




Figure 5. Operating Frequency ( $F_{\text{Osc}}$ ) vs.  $T_A$




Figure 6. Maximum Duty Cycle ( $D_{\text{MAX}}$ ) vs.  $T_A$




Figure 7. Operating Supply Current ( $I_{\text{OP}}$ ) vs.  $T_A$




Figure 8. Start Threshold Voltage ( $V_{\text{START}}$ ) vs.  $T_A$




Figure 9. Stop Threshold Voltage ( $V_{\text{STOP}}$ ) vs.  $T_A$




Figure 10. Feedback Source Current ( $I_{\text{FB}}$ ) vs.  $T_A$

## Typical Performance Characteristics (continued)

These characteristic graphs are normalized at  $T_A = 25^\circ\text{C}$




Figure 11. Start Up Charging Current ( $I_{CH}$ ) vs.  $T_A$




Figure 12. Peak Current Limit ( $I_{LIM}$ ) vs.  $T_A$




Figure 13. Operating Supply Current ( $I_{OP}$ ) vs.  $T_A$





Figure 14. Start Threshold Voltage ( $V_{START}$ ) vs.  $T_A$


## Functional Description

**1. Start-up:** In early generations of Fairchild Power Switches (FPS™) the  $V_{STR}$  pin had an external resistor to the DC input voltage line. In this generation the startup resistor is replaced by an internal high voltage current source and a switch that shuts off when 15ms goes by after the supply voltage,  $V_{CC}$ , gets above 12V. The source turns back on if  $V_{CC}$  drops below 8V.



**Figure 15. Start up Circuit**

**2. Feedback Control:** The FSEM311 employs current mode control, as shown in Figure 16. An opto-coupler (such as the H11A817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the  $R_{SENSE}$  resistor plus an offset voltage makes it possible to control the switching duty cycle. When the KA431 reference pin voltage exceeds the internal reference voltage of 2.5V, the opto-coupler LED current increases, the feedback voltage  $V_{FB}$  is pulled down and it reduces the duty cycle. This event typically happens when the input voltage is increased or the output load is decreased.



**Figure 16. Pulse-Width-Modulation (PWM) Circuit**

**3. Leading Edge Blanking (LEB) :** At the instant the internal Sense FET is turned on, the primary side capacitance and secondary side rectifier diode reverse recovery typically cause a high current spike through the Sense FET. Excessive voltage across the  $R_{SENSE}$  resistor leads to incorrect feedback operation in the


current mode PWM control. To counter this effect, the FPS employs a leading edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time ( $t_{LEB}$ ) after the Sense FET is turned on.

**4. Protection Circuits:** The FPS has several protective functions such as over load protection (OLP), over voltage protection (OVP), under voltage lock out (UVLO) and thermal shutdown (TSD). Because these protection circuits are fully integrated inside the IC without external components, the reliability is improved without increasing cost. Once a fault condition occurs, switching is terminated and the Sense FET remains off. This causes  $V_{CC}$  to fall. When  $V_{CC}$  reaches the UVLO stop voltage  $V_{STOP}$  (8V), the protection is reset and the internal high voltage current source charges the  $V_{CC}$  capacitor via the  $V_{STR}$  pin. When  $V_{CC}$  reaches the UVLO start voltage  $V_{START}$  (12V), the FPS resumes its normal operation. In this manner, the auto-restart can alternately enable and disable the switching of the power Sense FET until the fault condition is eliminated.

**4.1 Over Load Protection (OLP):** Overload is defined as the load current exceeding a pre-set level due to an unexpected event. In this situation, the protection circuit should be activated in order to protect the SMPS. However, even when the SMPS is operating normally, the over load protection (OLP) circuit can be activated during the load transition. In order to avoid this undesired operation, the OLP circuit is designed to be activated after a specified time to determine whether it is a transient situation or an overload situation. In conjunction with the  $I_{PK}$  current limit pin (if used) the current mode feedback path would limit the current in the Sense FET when the maximum PWM duty cycle is attained. If the output consumes more than this maximum power, the output voltage ( $V_o$ ) decreases below its rating voltage. This reduces the current through the opto-coupler LED, which also reduces the feedback voltage ( $V_{FB}$ ). If  $V_{FB}$  exceeds 3V, the feedback input diode is blocked and the 5 $\mu$ A current source ( $I_{DELAY}$ ) starts to charge  $C_{FB}$  slowly up to  $V_{CC}$ . In this condition,  $V_{FB}$  increases until it reaches 6V, when the switching operation is terminated as shown in Figure 17. The shutdown delay time is the time required to charge  $C_{FB}$  from 3V to 6V with 5 $\mu$ A current source.

**4.2 Thermal Shutdown (TSD):** The Sense FET and the control IC are integrated, making it easier for the control IC to detect the temperature of the Sense FET. When the temperature exceeds approximately 140°C, thermal shutdown is activated.






**Figure 17. Over Load Protection (OLP)**


**4.3 Over Voltage Protection (OVP):** In the event of a malfunction in the secondary side feedback circuit, or an open feedback loop caused by a soldering defect, the current through the opto-coupler transistor becomes almost zero (refer to Figure 16). Then,  $V_{FB}$  climbs up in a similar manner to the over load situation, forcing the preset maximum current to be supplied to the SMPS until the over load protection is activated. Because excess energy is provided to the output, the output voltage may exceed the rated voltage before the over load protection is activated, resulting in the breakdown of the devices in the secondary side. In order to prevent this situation, an over voltage protection (OVP) circuit is employed. In general,  $V_{CC}$  is proportional to the output voltage and the FPS uses  $V_{CC}$  instead of directly monitoring the output voltage. If  $V_{CC}$  exceeds 19V, OVP circuit is activated resulting in termination of the switching operation. In order to avoid undesired activation of OVP during normal operation,  $V_{CC}$  should be properly designed to be below 19V.

**5. Soft Start:** The FPS has an internal soft start circuit that slowly increases the feedback voltage together with the Sense FET current after it starts up. The typical soft start time is 15msec, as shown in Figure 18, where progressive increments of the Sense FET current are allowed during the start-up phase. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. It also helps to prevent transformer saturation and reduce the stress on the secondary diode.




**Figure 18. Pulse-Width-Modulation (PWM) Circuit**

**6. Burst Operation:** In order to minimize power dissipation in standby mode, the FPS enters burst mode operation. As the load decreases, the feedback voltage decreases. As shown in Figure 19, the device automatically enters burst mode when the feedback voltage drops below  $V_{BURH}$ . Switching still continues but the current limit is set to a fixed limit internally to minimize flux density in the transformer. The fixed current limit is larger than that defined by  $V_{FB} = V_{BURH}$  and therefore,  $V_{FB}$  is driven down further. Switching continues until the feedback voltage drops below  $V_{BURL}$ . At this point switching stops and the output voltages start to drop at a rate dependent on the standby current load. This causes the feedback voltage to rise. Once it passes  $V_{BURH}$ , switching resumes. The feedback voltage then falls and the process repeats. Burst mode operation alternately enables and disables switching of the Sense FET and reduces switching loss in Standby mode.




**Figure 19. Burst Operation**



**Figure 20. Burst Operation Function**

**7. Adjusting Peak Current Limit:** As shown in Figure 21, a combined 2.8kΩ internal resistance is connected to the non-inverting lead on the PWM comparator. An external resistance of Rx on the current limit pin forms a parallel resistance with the 2.8kΩ when the internal diodes are biased by the main current source of 900μA



**Figure 21. Peak Current Limit Adjustment**

For example, FSEM311 has a typical Sense FET peak current limit ( $I_{LIM}$ ) of 0.58A.  $I_{LIM}$  can be adjusted to 0.4A by inserting Rx between the  $I_{PK}$  pin and the ground. The value of the Rx can be estimated by the following equations:

$$0.58A : 0.4A = 2.8k\Omega : Xk\Omega \quad (1)$$

$$X = Rx \parallel 2.8k\Omega \quad (2)$$

(X represents the resistance of the parallel network)

## Applications Information

### 1. About Audible Noise

Switching mode power converters have electronic and magnetic components, which generate audible noises when the operating frequency is in the range of 20~20,000 Hz. Even though they operate above 20 kHz, they can make noise depending on the load condition. Designers can employ several methods to reduce these noises. Here are three of these methods:

#### Glue or Varnish

The most common method involves using glue or varnish to tighten magnetic components. The motion of core, bobbin and coil and the chattering or magnetostriction of core can cause the transformer to produce audible noise. The use of rigid glue and varnish helps reducing the transformer noise. But, it also can crack the core. This is because sudden changes in the ambient temperature cause the core and the glue to expand or shrink in a different ratio according to the temperature.

#### Ceramic Capacitor

Using a film capacitor instead of a ceramic capacitor as a snubber capacitor is another noise reduction solution. Some dielectric materials show a piezoelectric effect depending on the electric field intensity. Hence, a snubber capacitor becomes one of the most significant sources of audible noise. It is considerable to use a zener clamp circuit instead of an RCD snubber for higher efficiency as well as lower audible noise.

#### Adjusting Sound Frequency

Moving the fundamental frequency of noise out of 2~4 kHz range is the third method. Generally, humans are more sensitive to noise in the range of 2~4 kHz. When the fundamental frequency of noise is located in this range, one perceives the noise as louder although the noise intensity level is identical. Refer to Figure 22. Equal Loudness Curves.

When FPS acts in Burst mode and the Burst operation is suspected to be a source of noise, this method may be helpful. If the frequency of Burst mode operation lies in the range of 2~4 kHz, adjusting feedback loop can shift the Burst operation frequency. In order to reduce the Burst operation frequency, increase a feedback gain capacitor (CF), opto-coupler supply resistor (RD) and feedback capacitor (CB) and decrease a feedback gain resistor (RF) as shown in Figure 23. Typical Feedback Network of FPS.




Figure 22. Equal Loudness Curves





Figure 23. Typical Feedback Circuit

### 2. Other Reference Materials

- AN-4134:** Design Guidelines for Off-line Forward Converters Using Fairchild Power Switch (FPS™)
- AN-4137:** Design Guidelines for Off-line Flyback Converters Using Fairchild Power Switch (FPS)
- AN-4140:** Transformer Design Consideration for Off-line Flyback Converters using Fairchild Power Switch (FPS™)
- AN-4141:** Troubleshooting and Design Tips for Fairchild Power Switch (FPS™) Flyback Applications
- AN-4147:** Design Guidelines for RCD Snubber of Flyback
- AN-4148:** Audible Noise Reduction Techniques for FPS Applications

### Physical Dimensions



**NOTES: UNLESS OTHERWISE SPECIFIED**

- A) THIS PACKAGE CONFORMS TO JEDEC MS-001 VARIATION BA
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994
- E) DRAWING FILENAME AND REVISION: MKT-N08FREV2.

**Figure 24. 8-Lead, Dual In-Line Package(DIP)**








Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:  
<http://www.fairchildsemi.com/packaging/>



**TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

- |   |   |   |   |
|---|---|---|---|
| Build it Now™   | F-PFST™   | PowerTrench®  | The Power Franchise®  |
| CorePLUS™   | FRFET®  | Programmable Active Droop™  |  |
| CorePOWER™  | Global Power Resource™  | QFET®   | TinyBoost™  |
| CROSSVOL™   | Green FPS™  | QS™   | TinyBuck™   |
| CTL™  | Green FPS™ e-Series™  | Quiet Series™   | TinyLogic™  |
| Current Transfer Logic™   | GTO™  | RapidConfigure™   | TINYOPTO™   |
| EcoSPARK®   | IntelliMAX™   |  | TinyPower™  |
| EfficientMax™   | ISOPLANAR™  | Saving our world, 1mW/W at a time™  | TinyPWM™  |
| EZSWITCH™*  | MegaBuck™   | SmartMax™   | TinyWire™   |
|  | MICROCOUPLER™   | SMART START™  | μSerDes™  |
|  | MicroFET™   | SPM®  |  |
| Fairchild®  | MillerDrive™  | STEALTH™  | UHC®  |
| Fairchild Semiconductor®  | MotionMax™  | SuperFET™   | Ultra FRFET™  |
| FACT Quiet Series™  | Motion-SPM™   | SuperSOT™.3   | UniFET™   |
| FACT®   | OPTOLOGIC®  | SuperSOT™.6   | VCX™  |
| FAST®   | OPTOPLANAR®   | SuperSOT™.8   | VisualMax™  |
| FastvCore™  |  | SupreMOS™   |   |
| FlashWriter®*   | Power-SPM™  | SyncFET™  |   |
| FPS™  |   |  |   |

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

**DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**ANTI-COUNTERFEITING POLICY**

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, [www.fairchildsemi.com](http://www.fairchildsemi.com), under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

**PRODUCT STATUS DEFINITIONS**

**Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I36