

FSP2130

■ FEATURES

Low dropout voltage: 180mV at 300mA (Vo=3.3V)

- Quiescent current: Typ. 65µA
- 2% Voltage Accuracy
- High PSRR: 70dB at 1KHz
- Thermal Shutdown
- Current Limiting
- Excellent line and load regulation
- Fast response
- Short circuit protection
- Low temperature coefficient
- Space saving SOT23-3L package


■ GENERAL DESCRIPTION

The FSP2130 series of positive voltage linear regulators feature low quiescent current (Typ. $65\mu A$) and low dropout voltage, making them ideal for battery powered applications. Their high PSRR make them useful in applications where AC noise on the input power supply must be suppressed. Space saving SOT23-3L package is attractive for portable and handheld applications. They have both thermal shutdown and a current limit feature to prevent device failure from extreme operating conditions. They are stable with an output capacitor of $2.2\mu F$ or greater.

■ APPLICATIONS

- Cordless phones
- Cellular phones
- Bluetooth earphones
- Digital Cameras
- Portable electronics
- WLANs
- MP3 players


■ PIN CONFIGURATION



■ PIN DESCRIPTION

WW\	v.DataSheet4U.com Pin Number	Pin Name	Pin Function
	1	GND	Ground
	2	VOUT	Output
	3	VIN	Input


■ BLOCK DIAGRAM







■ TYPICAL APPLICATIONS CIRCUITS



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Unit
Input Supply Voltage	+6	V
Output Current	300	mA
Output Pin Voltage	GND-0.3 to VIN+0.3	V
ESD Rating	Class B	
Internal Power Dissipation	400	mW
Junction to Case Thermal Resistance (θ _{JC})	130	°C/ W
Junction to Ambient Thermal Resistance (θ_{JA})	250	℃/ W
Operating temperature	-40 to 85	°C
Operating Junction Temperature	-40 to 125	°C
Storage Temperature	-65 to 150	°C
Lead Temperature (Soldering, 5 sec)	300	°C

Note: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.



FSP2130

■ ELECTRICAL CHARACTERISTICS

 $(V_{IN} = V_O + 1V, C_{IN} = 1\mu F, C_O = 2.2\mu F, T_A = 25^{\circ} C$ unless otherwise specified.)

PARAMETER	SYMBOL	TEST	COI	NDITIONS	MIN	TYP	MAX	UNIT	
Input Voltage	V _{IN}			Note1		5.5	V		
Output Voltage Accuracy	Vo	I _O = 1mA		-2		+2	%		
Output Current	Io			300		Note2	mA		
Ground Current	I _{GND}	I _O = 1mA to 300mA			70	90	μΑ		
Quiescent Current	IQ		l _o = ()mA		65	90	μΑ	
		I_{O} = 1mA, V_{O} < 2V V_{IN} =2.8V to 3.8V		-0.15	0.1	0.15			
Line Regulation	LNR	$\begin{array}{c} I_{O}\text{= }1\text{mA, }2\text{\le }V_{O}<3.3V\\ V_{IN}\text{=}V_{O}\text{+ }0.5V\text{ to }V_{O}\text{+ }1V \end{array}$		-0.1	0.03	0.1	%/V		
		I_{O} = 1mA, $V_{O} \geqslant 3.3V$ $V_{IN} = V_{O} + 0.5V \text{ to } V_{O} + 1V$		-0.4	0.2	0.4			
Load Regulation Error	LDR	I _O = 1mA to 300mA		-1	0.2	1	%		
Temperature Coefficient	T _C	I _O = 1mA			40		ppm/°C		
Over Temperature Shutdown	r Temperature Shutdown OTS I _O = 1mA			150		°C			
Over Temperature Hystersis	OTH	I _O = 1mA			30		°C		
D 0 1 D: 1 D : 1	PSRR	I _O = 100m/		f=100Hz	70				
Power Supply Ripple Rejection		$C_{BYP} = 10n$ $V_0 = 1.8V$	F	f= 1KHz		70]	
(with bypass Cap.)		V ₀ -1.0V		f= 10KHz		50		dB	
		$I_0 = 100 \text{m/s}$	4	f=100Hz		70			
Power Supply Ripple Rejection (without bypass Cap.)	PSRR	V _o =1.8V		f= 1KHz		60			
(without bypass cap.)				f= 10KHz		40			
	V _{DO}	I _O = 300mA		V _O = 1.8V		850	1100		
Dropout Voltage			$2.5 \leq V_O < 3.3V$			370	450	mV	
				V _O ≥ 3.3V		180	230		
Output Noise	V _n	C _{BYP} =10nF, f = 10Hz to 100kHz			50		μV_{RMS}		

Note 1: The minimum input voltage of the FSP2130 is determined by output voltage and dropout voltage. The minimum input voltage is defined as:

 $V_{IN(MIN)} = V_O + V_{DROP}$

Note 2: Output current is limited by P_D , maximum $I_O = P_D / (V_{IN(MAX)} - V_O)$



FSP2130

APPLICATION INFORMATION

Capacitor Selection and Regulator Stability

Similar to any low dropout regulator, the external capacitors used with the FSP2130 must be carefully selected for regulator stability and performance.

Using a capacitor, C_{IN} , whose value is $> 1~\mu$ F at the FSP2130 input pin, the amount of the capacitance can be increased without limit. Please note that the distance between C_{IN} and the input pin of the FSP2130 should not exceed 0.5 inch. Ceramic capacitors are suitable for the FSP2130. Capacitors with larger values and lower ESR provide better PSRR and line-transient response.

The FSP2130 is designed specifically to work with low ESR ceramic output capacitors in order to save space and improve performance. Using an output ceramic capacitor whose value is $> 2.2 \,\mu$ F with ESR $> 5 m\Omega$ ensure stability. A 10nF bypass capacitor connected to BYP pin is suggested for suppressing output noise. The capacitor, in series connection with an internal $200k\Omega$ resistor, forms a low-pass filter for noise reduction. Increasing the capacitance will slightly decrease the output noise, but increase the start-up time.

Load Transient Considerations

The figure11 shows the FSP2130 load transient response. It shows two components the output response: a DC shift from the output impedance due to the load current change and transient response. The DC shift is quite small due to excellent load regulation of the FSP2130. The transient spike, resulting from a step change in the load current from 1mA to 300mA, is 20mV. The ESR of the output capacitor is critical to the transient spike. A larger capacitance along with smaller ESR results in a smaller spike.

Internal P-Channel Pass Transistor

The FSP2130 features a 0.75Ω P-Channel MOSFET device as a pass transistor. The P-MOS pass transistor enables the FSP2130 to consume only $65\,\mu$ A of ground current during low dropout, light load, or heavy load operations. This feature increases the battery operation life time.

Dropout Voltage

A regulator's minimum dropout voltage determines the lowest usable supply voltage. The FSP2130 has a typical 300mV dropout voltage. In battery powered systems, this will determine the useful end-of-life battery voltage.

Current Limit and Short Circuit Protection

The FSP2130 features a current limit, which monitors and controls the gate voltage of the pass transistor. The output current can be limited to 400mA by regulating the gate voltage. The FSP2130 also has a built-in short circuit current limit.

Thermal Considerations

Thermal protection limits power dissipation in the FSP2130. When the junction temperature exceeds 150° C, the OTP (Over Temperature Protection) starts the thermal shutdown and turns the pass transistor off. The pass transistor resumes operation after the junction temperature drops below 120° C.

www.Fortcontinuous operation, the junction temperature should be maintained below 125°C. The power dissipation is defined as:

 $P_D = (V_{IN} - V_{OUT}) \cdot I_O + V_{IN} \cdot I_{GND}$

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surrounding airflow and temperature difference between junction and ambient. The maximum power dissipation can be calculated by the following formula:

 $P_{D(MAX)} = (T_{J(MAX)} - T_A)/\theta_{JA}$

Where $T_{J(MAX)}$ is the maximum allowable junction temperature 125°C. T_A is the ambient temperature and θ_{JA} is the thermal resistance from the junction to the ambient.

For example, θ_{JA} is 250°C/W for the SOT23-3L package, based on the standard JEDEC 51-3 for a single layer thermal test board. The maximum power dissipation at T_A =25°C can be calculated by the following formula:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C)/250 = 0.4W$

It is also useful to calculated the junction temperature of the FSP2130 under a set of specific conditions. In this example let the input voltage V_{IN} =3.3V, the output current I_O =300mA and the case temperature T_A =40°C measured by a thermal couple during operation. The power dissipation for the V_O =2.8V version of the FSP2130 can be calculated as:

 P_D =(3.3V-2.8V)*300mA+3.3V*70 μ A\u20ed150mW

And the junction temperature, T_J, can be calculated as follows:

 $T_J = T_A + P_D * \theta_{JA}$

T_J=40°C+0.15W*250°C/W


=77.5°C < T_{.I(MAX)} =125°C


For this operating condition, TJ, is lower than the absolute maximum operating junction temperature, 125° C, so it is safe to use the FSP2130 in this configuration.


FSP2130


■ TYPICAL PERFORMANCE CHARACTERISTICS


 $(V_{IN} = V_{EN}$, $C_{IN} = 1\mu F$, $C_O = 2.2\mu F$, $C_{BYP} = 10nF$ $T_A = 25^{\circ}C$ unless otherwise specified.)

















FSP2130


■ TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)


 $(V_{IN}$ = V_{EN} , C_{IN} = $1\mu F,\,C_O$ = $2.2\mu F$, C_{BYP} =10nF T_A = $25^{\circ}C$ unless otherwise specified.)

















FSP2130


■ TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)


(V_{IN} = V_{EN} , C_{IN} = 1 μ F, C_O = 2.2 μ F , C_{BYP} =10nF T_A = 25°C unless otherwise specified.)

















BOOMA HIGH FSRR LOW DROPOUT CMOS LINEAR REGUL


■ TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)


(V_{IN} = V_{EN} , C_{IN} = 1 μ F, C_O = 2.2 μ F , C_{BYP} =10nF T_A = 25°C unless otherwise specified.)



















■ TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)


 $(V_{IN} = V_{EN}, C_{IN} = 1\mu F, C_O = 2.2\mu F, C_{BYP} = 10nF T_A = 25^{\circ}C$ unless otherwise specified.)







300MA HIGH PSRR LOW DROPOUT CMOS LINEAR REGULATOR








Vo=2.5V, $V_{IN}=3V$ to 5V, Io=1 mA






FSP2130

■ ORDERING INFORMATION



■ MARKING INFORMATION





www.DataSheet4U.com





■ PACKAGE INFORMATION





Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min.	Max.	Min.	Max.	
Α	0.889	1.295	0.036	0.052	
A1	0.000	0.152	0.000	0.006	
b	0.353	0.599	0.014	0.024	
D	2.692	3.099	0.108	0.124	
E	2.591	2.977	0.104	0.119	
DataShEe14U.com	1.397	1.803	0.056	0.072	
e1	0.838	1.041	0.034	0.042	

www.