



# FSU04N60A

## N-Channel MOSFET

Lead Free Package and Finish


### Applications:

- Adaptor
- TV Main Power
- SMPS Power Supply
- LCD Panel Power

V <sub>DSS</sub>	R <sub>DS(ON)</sub> (Typ.)	I <sub>D</sub>
600 V	1.9 Ω	4 A

### Features:

- RoHS Compliant
- Low ON Resistance
- Low Gate Charge
- ESD improved Capability



### Ordering Information

PART NUMBER	PACKAGE	BRAND
FSU04N60A	TO-251	FSU04N60A

Absolute Maximum Ratings T<sub>C</sub>=25 °C unless otherwise specified

Symbol	Parameter	FSU04N60A	Units
V <sub>DSS</sub>	Drain-to-Source Voltage (NOTE *1)	600	V
I <sub>D</sub>	Continuous Drain Current	4*	
I <sub>D</sub> @ 100 °C	Continuous Drain Current	2.9	A
I <sub>DM</sub>	Pulsed Drain Current, V <sub>GS</sub> @ 10V (NOTE *2)	16	
P <sub>D</sub>	Power Dissipation	86	W
	Derating Factor above 25°C	0.69	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	V
E <sub>AS</sub>	Single Pulse Avalanche Energy L=10 mH	300	mJ
I <sub>AS</sub>	Pulsed Avalanche Rating	Figure 16	A
dv/dt	Peak Diode Recovery dv/dt (NOTE *3)	5.0	V/ns
V <sub>ESD(G-S)</sub>	Gate to Source ESD (HBM-C=100pF, R=1.5KΩ)	3000	V
T <sub>L</sub> T <sub>PKG</sub>	Maximum Temperature for Soldering Leads at 0.063 in (1.6 mm) from Case for 10 seconds Package Body for 10 seconds	300 260	°C
T <sub>J</sub> and T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to 150	

\* Drain Current Limited by Maximum Junction Temperature

**Caution:** Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

### Thermal Resistance

Symbol	Parameter	FSU04N60A	Units	Test Conditions
R <sub>θJC</sub>	Junction-to-Case	1.45	°C/W	Drain lead soldered to water cooled heatsink, P <sub>D</sub> adjusted for a peak junction temperature of +150 °C.
R <sub>θJA</sub>	Junction-to-Ambient	62.5		1 cubic foot chamber, free air.

**OFF Characteristics**  $T_J=25^\circ\text{C}$  unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$\text{BV}_{\text{DSS}}$	Drain-to-Source Breakdown Voltage	600	--	--	V	$V_{\text{GS}}=0\text{V}$ , $I_D=250\mu\text{A}$
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temperature Coefficient, Figure 11.	--	0.67	--	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D=250\mu\text{A}$
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	--	--	25	$\mu\text{A}$	$V_{\text{DS}}=600\text{V}$ , $V_{\text{GS}}=0\text{V}$
		--	--	250		$V_{\text{DS}}=480\text{V}$ , $V_{\text{GS}}=0\text{V}$ $T_J=125^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	--	--	10	$\mu\text{A}$	$V_{\text{GS}}=+20\text{V}$
	Gate-to-Source Reverse Leakage	--	--	-10		$V_{\text{GS}}=-20\text{V}$

**ON Characteristics**  $T_J=25^\circ\text{C}$  unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$R_{\text{DS}(\text{ON})}$	Static Drain-to-Source On-Resistance Figure 9 and 10.	--	1.9	2.3	$\Omega$	$V_{\text{GS}}=10\text{V}$ , $I_D=2.0\text{A}$ (NOTE *4)
$V_{\text{GS}(\text{TH})}$	Gate Threshold Voltage, Figure 12.	2.0	--	4.0	V	$V_{\text{DS}}=V_{\text{GS}}$ , $I_D=250\mu\text{A}$
$g_{\text{fs}}$	Forward Transconductance	--	5.0	--	S	$V_{\text{DS}}=15\text{V}$ , $I_D=2.0\text{A}$ (NOTE *4)

**Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$C_{\text{iss}}$	Input Capacitance	--	470	--	$\text{pF}$	$V_{\text{GS}}=0\text{V}$
$C_{\text{oss}}$	Output Capacitance	--	58	--		$V_{\text{DS}}=25\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	--	15	--		$f=1.0\text{MHz}$
$Q_g$	Total Gate Charge	--	18	--	$\text{nC}$	$V_{\text{DD}}=300\text{V}$
$Q_{\text{gs}}$	Gate-to-Source Charge	--	2.2	--		$I_D=4\text{A}$ , $V_{\text{GS}}=10\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	--	10	--		

**Resistive Switching Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$t_{\text{d}(\text{ON})}$	Turn-on Delay Time	--	12	--	$\text{ns}$	$V_{\text{DD}}=300\text{V}$
$t_{\text{rise}}$	Rise Time	--	46	--		$I_D=4\text{A}$
$t_{\text{d}(\text{OFF})}$	Turn-Off Delay Time	--	50	--		$V_{\text{GS}}=10\text{V}$
$t_{\text{fall}}$	Fall Time	--	48	--		$R_G=4.7\Omega$

**Source-Drain Diode Characteristics**  $T_c=25^\circ\text{C}$  unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$I_S$	Continuous Source Current (Body Diode)	--	--	4	A	Integral pn-diode in MOSFET
$I_{SM}$	Maximum Pulsed Current (Body Diode)	--	--	16	A	
$V_{SD}$	Diode Forward Voltage	--	--	1.5	V	$I_S=4\text{A}$ , $V_{GS}=0\text{V}$ $V_{GS}=0\text{V}$ $I_F=4\text{A}$ , $di/dt=100\text{ A}/\mu\text{s}$
$t_{rr}$	Reverse Recovery Time	--	328	--	ns	
$Q_{rr}$	Reverse Recovery Charge	--	1.07	--	uC	

Notes:

- 
- \*1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
  - \*2. Repetitive rating; pulse width limited by maximum junction temperature.
  - \*3.  $I_{SD} = 4\text{ A}$ ,  $di/dt < 100\text{ A}/\mu\text{s}$ ,  $V_{DD} < BV_{DSS}$ ,  $T_J = +150^\circ\text{C}$ .
  - \*4. Pulse width  $\leq 380\mu\text{s}$ ; duty cycle  $\leq 2\%$ .

## Characteristics Curve:




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power Dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5 Maximum Effective Thermal Impedance , Junction to Case




Figure 6 Maximum Peak Current Capability




Figure 7 Typical Transfer Characteristics




Figure 8 Typical Drain to Source ON Resistance vs Gate Voltage and Drain Current




Figure 9 Typical Drain to Source ON Resistance vs Drain Current




Figure 10 Typical Drian to Source on Resistance vs Junction Temperature




Figure 11 Typical Threshold Voltage vs Junction Temperature




Figure 12 Typical Breakdown Voltage vs Junction Temperature




Figure 13 Typical Capacitance vs Drain to Source Voltage




Figure 14 Typical Gate Charge vs Gate to Source Voltage




Figure 15 Typical Body Diode Transfer Characteristics




Figure 16 Unclamped Inductive Switching Capability

---

## TEST CIRCUITS AND WAVEFORMS




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms

## TEST CIRCUITS AND WAVEFORMS (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3 . 2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms

---

## **Disclaimers:**

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale. Testing, reliability and quality control are used to the extent IPS deems necessary to support this warranty. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warranties for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

---

## **Life Support Policy:**

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

1. Life support devices or systems are devices or systems which:
    - a. are intended for surgical implant into the human body,
    - b. support or sustain life,
    - c. whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
  2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
-