

FT3206D

Overview

The FT3206D is a three-phase sensorless brushless DC motor driver IC designed for low noise and low voltage applications. It drives the motor sinusoidally, giving low noise performance. The FT3206D has useful functions such as start-up circuit, Pulse Width Modulation (PWM) speed control, RD\FG output for different control applications, as well as protective features such as lock and thermal protection. FT3206D is best suited for silent applications such as game consoles or CPU fans. It is available in DFN3x3-10 package.

functions of FT3206D Protection are comprehensive, including lock protection and automatic recovery, thermal shutdown. These prevent the control circuits and the motor from being damaged, particularly under stressed applications and demanding environments.

Three Phase Sine-wave

Sensorless Motor Driver

Feature

- Three-Phase class Sine-wave driver method
- Three-Phase Sensor-Less Drive Method
- Built-In External PWM Speed Control •
- **Built-In Quick Start Function** •
- FG (Rotation Speed Detection) Output •
- RD (Rotation Detection) Output
- Soft Switching Circuit (for Noise reduction)
- Power Saving Function (when input PWM Duty Cycle is (0%)
- Built-In Lock Protection and Auto Restart Function
- Built-in thermal shutdown protection (TSD)
- FG division for different pole paired motors
- I2C interface for parameter setting and internal OTP write support
- Low Rds (0.7Ω)



Block Diagram



1. Pin Assignment



Table 1 Pin Configuration)n
---------------------------	----

Pin No.	Pin Name	I/O	Description	
1	GND	GND	Ground Pin	
2	COM	Ι	Motor Neutral Point Input Pin	
3	PWM	Ι	PWM Signal Input Pin. Input PWM signal to control rotation speed.	
4	FR	Ι	Motor Spin Direction Control Pin.	
5	FG	0	Rotation Speed Output.	
6	RD	Ι	Rotation Detection Output.	
7	VCC	POWER	Supply Voltage Input Pin.	
8	WO	0	Driver Output Pin. Output signal for driving motor phase W.	
9	UO	0	Driver Output Pin. Output signal for driving motor phase U.	
10	VO	0	Driver Output Pin. Output signal for driving motor phase V.	



2. Absolute Maximum Ratings (@Ta=25°C)

Stresses exceeding the absolute maximum ratings may damage the device. The device may be damaged or may not function or be operational above these ratings and stressing the device to/above these levels is not recommended. Fortior does not recommend exceeding or designing about the Absolute Maximum Ratings.

Table 2						
Parameter	Symbol	Condition	Ratings	Unit		
Power supply voltage	VCC max		7	V		
Output current	IOUT max		1	А		
Driver output pin withstand voltage	Vmot max		7	V		
Logic input pin withstand voltage	Vlogic max		7	V		
RD/FG output pin withstand voltage	VRD/FG max		7	V		
RD/FG output current	IRD/FG max		10	mA		
Operating temperature	Topr		$-40 \sim +105$	°C		
Storage temperature	Tstg		-65 ~ +150	°C		
Thermal Resistance-Junction to Ambient ^{NOTE1}	θ_{JA}		93	°C/W		
Thermal Resistance-Junction to Case NOTE2	θ_{JC}		42	°C/W		

NOTE1: θ_{JA} is measured with the component mountend on a 76.2mm × 114.3mm × 1.6mm glass epoxy board (one-layer) in free air,

NOTE2: The junction-to-case thermal resistance is obtained by simulating cold plate test on the exposed (power) pad. No specificJEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

3. Recommended Operating Conditions

Table 5						
Parameter	Symbol	Condition	Ratings	Unit		
Power supply voltage	VCC		2~6	V		
Output current	ΙΟ	UO/VO/WO Average Output Current	0~500	mA		

Table 3



4. Electrical Characteristics

Table 4 (Unless otherwise specified, $Ta = 25^{\circ}C$, VCC = 5 V)

Devementer	Symbol	Condition	Ratings			TI * 4	
rarameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
Power supply current 1	I _{CC} 1	Working current	-	5	-	mA	
Power supply current 2	I _{CC} 2	Standby current	-	100	-	uA	
Output Block							
High-side switch ON resistance	Ron (H)	$I_0 = 0.5A$	-	0.4	0.7	Ω	
Low-side switch ON resistance	Ron (L)	$I_0 = 0.5A$	-	0.3	0.5	Ω	
Digital I/O Section — PWM、FR							
Digital high-level input voltage	Vdinh	-	3.0	-	VCC+0.3	V	
Digital low-level input voltage	Vdinl	-	-0.3	-	0.8	V	
PWM High Input Current	I _{PWMH}	PWM=VCC	-	0	-	uA	
PWM Low Input Current	I _{PWML}	PWM=GND	-	7	-	uA	
Digital I/O internal pull up resistor	Rdio	-	-	70k	-	ohm	
PWM Input Frequency	F _{PWM}		0.2	-	50	kHz	
RD/FG Output Pin							
RD/FG output low-level voltage	V _{RDFG}	When $I_0 = 5 \text{ mA}$	-	0.1	0.2	V	
LOCK PRPTECTION NOTE2							
Lock Detection Off Time	T _{OFF}		-	5	-	S	
Thermal Protection Circuit							
Thermal protection circuit operating	TSD	Design target		165		°C	
temperature	1 SD Design target		-	105	-	U	
Temperature hysteresis width	ΔTSD	Design target	-	30	-	°C	

NOTE: Lock detection on time depend on UI setting.



5. Operating Waveforms

Rotation Waveform (PWM=100%)



 $CH1: V_{UO}, \, 5V/div, \, DC \ ; \quad CH2: \, V_{VO}, \, 5V/div, \, DC; \qquad CH3: \, V_{WO}, \, 5V/div, \, DC; \quad CH4: \, I_{UO}, \, 200 \text{mA/div}, \, DC \ ; \quad CH4: \, I_{UO}, \, CH4: \,$



Rotation Waveform (PWM=50%)





6. Functional Description and Notes

Please read the following notes before designing driver circuits with FT3206D.

Starting

Starting of the motor is triggered by the detection of PWM signal and the IC injects a configurable starting commutation frequency to the motor. During this commutation, BLDC drive is used so as to detect back-EMF from the silent windows. After the IC has detected a stable back-EMF, it transits to SINE drive.

Dual Start

The IC adopts a strategy of dual starting. The IC will first be injected with a configurable commutable frequency for back-EMF detection. If a stable back-EMF is detected, it will transit to SINE drive. Upon detection of unstable back-EMF, the starting sequence will be immediately restarted, providing a consecutive/extended starting commutation. This aims to increase and improve the stability of the starting back-EMF

PWM Speed Control

The IC accepts a wide range of PWM input frequency from 200Hz to 50 kHz for motor speed control. The input PWM is translated to an output PWM fixed at a frequency of 30 kHz, away from the audible frequency range.



Figure 1 PWM Input Waveform

Quick Start

This IC disables the lock protection function when the PWM input keeps low level for more than 16ms. (SeeFigure 2 Quick Start Waveform)



Figure 2 Quick Start Waveform

Pseudo-sine Output

The IC switches from BLDC to PSEUDO-SINE output after the back-EMF signals are stable. Under PSEUDO-SINE drive, the IC opens only a window for back-EMF detection while the rest of the cycle is driven sinusoidally. For the realization of the sine drive, SVPWM is being used.



FG Output

The FG pin is configurable to different multiples of the electrical motor frequency to accommodate for different pole paired motors. A square wave signal is provided to the open-drain output. Being an open-drain, a pull-up resistor is necessary for proper operation of the output.

Lock Protection and Automatic Recovery

The IC has lock protection and configurable recovery function for both motor and IC protection. Upon detection of a lock condition or a detached motor terminal condition, the IC goes into a gate turn off condition. This will persist for 5secs before the IC is re-started. The number of times of re-starting is configurable to either 0, 1, 3 or 9 depending on application.

Thermal Protection

The IC has thermal protection function. When internal junction temperature reaches 160°C, the IC goes into gate turn off condition. As soon as the temperature drops to 130°C, the IC will do an internal reboot and starting sequence will commence.



7. Application Circuit Example



Note1: D1 is to prevent the damage from the power reverse connection. Note2: R1 and C1 are for power supply filtering function, and must be placed as close to IC as possible. Note3: C2~C4 are optional. It depends on the performance of the motor

8. Package Information

DFN10 (3x3 mm)







Symbol	Dimensions	In Millimeters	Dimensions In Inches		
Symbol	MIN.	MAX.	MIN.	MAX.	
А	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.20	3REF.	0.00	8REF.	
D	2.924	3.076	0.115	0.121	
E	2.924	3.076	0.115	0.121	
D1	1.600	1.800	0.063	0.071	
E1	2.300	2.500	0.091	0.098	
b	0.200	0.300	0.008	0.012	
b1	0.180REF		0.00	7REF	
е	0.500BSC.		0.500BSC. 0.020BSC.		
k	0.250REF		0.01	0REF	
L	0.324	0.476	0.013	0.019	

Part Number	Package Type	Marking ID	Package Method	Quantity
FT3206D	DFN10	FT3206D	Tray	624

Maximum Power Dissipation vs. Ambient Temperature





Copyright Notice

Copyright by Fortior Technology (Shenzhen) Co., Ltd. All Rights Reserved.

Right to make changes —Fortior Technology (Shenzhen) Co., Ltd reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. The information contained in this manual is provided for the general use by our customers. Our customers should be aware that the personal computer field is the subject of many patents. Our customers should ensure that they take appropriate action so that their use of our products does not infringe upon any patents. It is the policy of Fortior Technology (Shenzhen) Co., Ltd. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.

This manual is copyrighted by Fortior Technology (Shenzhen) Co., Ltd. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication without the expressly written permission from Fortior Technology (Shenzhen) Co., Ltd.

Fortior Technology (Shenzhen) Co.,Ltd.

Room203, 2/F, Building No.11, Keji Central Road2, Software Park, High-Tech Industrial Park, Shenzhen, P.R. China 518057 Tel: 0755-26867710 Fax: 0755-26867715 URL: http://www.fortiortech.com

Contained herein Copyright by Fortior Technology (Shenzhen) Co.,Ltd all rights reserved.