

#### N-Channel MOSFET



## (P6) Lead Free Package and Finish

## **Applications:**

- Adaptor
- TV Main Power
- SMPS Power Supply
- LCD Panel Power


#### Features:

- RoHS Compliant
- Low ON Resistance
- Low Gate Charge
- Peak Current vs Pulse Width Curve

## Ordering Information

PART NUMBER	PACKAGE	BRAND
FTP10N60C	TO-220	FTP10N60C
FTA10N60C	TO-220F	FTA10N60C

#### R<sub>DS(ON)</sub> (Max.) $V_{DSS}$ $I_D$ 600 V $0.85 \Omega$ 10 A



Not to Scale

#### $T_C$ =25 °C unless otherwise specified Absolute Maximum Ratings

Symbol	Parameter	FTP10N60C	FTA10N60C	Units
V <sub>DSS</sub>	Drain-to-Source Voltage (NOTE *1)	6	600	
I <sub>D</sub>	Continuous Drain Current	10.0	10.0*	
I <sub>D</sub> @ 100 °C	Continuous Drain Current	Figi	ire 3	Α
I <sub>DM</sub>	Pulsed Drain Current, V <sub>GS</sub> @ 10V (NOTE *2)	Figi	ure 6	
D_	Power Dissipation	216	50	W
$P_{D}$	Derating Factor above 25 °C	1.72	0.40	W/°C
$V_{GS}$	Gate-to-Source Voltage	±	V	
E <sub>AS</sub>	Single Pulse Avalanche Engergy L=10 mH, I <sub>D</sub> =6.7 Amps	2	25	mJ
I <sub>AS</sub>	Pulsed Avalanche Rating	Figi	Figure 8	
dv/dt	Peak Diode Recovery dv/dt (NOTE *3)	3.0		V/ns
T <sub>L</sub> T <sub>PKG</sub>	Maximum Temperature for Soldering Leads at 0.063 in (1.6 mm) from Case for 10 seconds Package Body for 10 seconds	3 2	°C	
$T_J$ and $T_{STG}$	Operating Junction and Storage Temperature Range	-55 t	o 150	

<sup>\*</sup> Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

#### Thermal Resistance

Symbol	Parameter	FTP10N60C	FTA10N60C	Units	Test Conditions
$R_{\theta JC}$	Junction-to-Case	0.58	2.5	°C/W	Drain lead soldered to water cooled heatsink, P <sub>D</sub> adjusted for a peak junction temperature of +150 °C.
$R_{\theta JA}$	Junction-to-Ambient	62	100	C/VV	1 cubic foot chamber, free air.

## **OFF Characteristics** T<sub>J</sub>=25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	600			V	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA
$\Delta BV_{DSS}/\Delta T_{J}$	BreakdownVoltage Temperature Coefficient, Figure 11.		0.631		V/°C	Reference to 25 °C, I <sub>D</sub> =250μA
I <sub>DSS</sub>	Drain-to-Source Leakage Current			25	μΑ	V <sub>DS</sub> =600V, V <sub>GS</sub> =0V
				250		V <sub>DS</sub> =480V, V <sub>GS</sub> =0V T <sub>J</sub> =125°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	nA -	V <sub>GS</sub> =+30V
	Gate-to-Source Reverse Leakage			-100		V <sub>GS</sub> = -30 V

## **ON Characteristics** T<sub>J</sub>=25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
R <sub>DS(ON)</sub>	Static Drain-to-Source On-Resistance Figure 9 and 10.		0.70	0.85	Ω	V <sub>GS</sub> =10V, I <sub>D</sub> =6.0A (NOTE *4)
V <sub>GS(TH)</sub>	Gate Threshold Voltage, Figure 12.	2.0		4.0	V	$V_{DS}=V_{GS}$ , $I_{D}=250 \mu A$
gfs	Forward Transconductance		6.8		S	V <sub>DS</sub> =15V, I <sub>D</sub> =10A (NOTE *4)

## **Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
C <sub>iss</sub>	Input Capacitance		1882			V <sub>GS</sub> =0V
C <sub>oss</sub>	Output Capacitance		170		pF	V <sub>DS</sub> =25V
C <sub>rss</sub>	Reverse Transfer Capacitance		20			f=1.0MHz Figure 14
$Q_g$	Total Gate Charge		39.0			V <sub>DD</sub> =300V
Q <sub>gs</sub>	Gate-to-Source Charge		9.5		nC	I <sub>D=10</sub> A
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		17.6			Figure 15

## 

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t <sub>d(ON)</sub>	Turn-on Delay Time		19			V <sub>DD</sub> =300V
t <sub>rise</sub>	Rise Time		16		ns	I <sub>D</sub> =10A
t <sub>d(OFF)</sub>	Turn-Off Delay Time		49			V <sub>GS</sub> =10V
t <sub>fall</sub>	Fall Time		16			$R_G=9.1\Omega$

# Source-Drain Diode Characteristics T<sub>C</sub>=25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current (Body Diode)			10	Α	Integral pn-diode
I <sub>SM</sub>	Maximum Pulsed Current (Body Diode)			40	Α	in MOSFET
$V_{SD}$	Diode Forward Voltage			1.5	V	I <sub>S</sub> =10A, V <sub>GS</sub> =0V
t <sub>rr</sub>	Reverse Recovery Time		352	528	ns	V <sub>GS</sub> =0V
Q <sub>rr</sub>	Reverse Recovery Charge		2.9	4.35	nC	I <sub>F</sub> =10A, di/dt=100 A/μs


#### Notes:

<sup>\*1.</sup>  $T_J = +25$  °C to +150 °C.

<sup>\*2.</sup> Repetitive rating; pulse width limited by maximum junction temperature.

<sup>\*3.</sup>  $I_{SD}$ = 10 A, di/dt  $\leq$  100 A/ $\mu$ s,  $V_{DD}$   $\leq$  BV $_{DSS}$ ,  $T_{J}$ =+150 °C.

<sup>\*4.</sup> Pulse width  $\leq$  380 µs; duty cycle  $\leq$  2%.



t<sub>p</sub>, Rectangular Pulse Duration (s)

Figure 2. Maximum Power Dissipation vs Case Temperature




Figure 3. Maximum Continuous Drain Current vs Case Temperature




Figure 4. Typical Output Characteristics




Figure 5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current





Figure 6. Maximum Peak Current Capability



I<sub>AS</sub>, Avalanche Current (A)

Figure 7. Typical Transfer Characteristics




Figure 8. Unclamped Inductive Switching Capability




Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current




Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature




Figure 11. Typical Breakdown Voltage vs Junction Temperature




Figure 13. Maximum Forward Bias Safe Operating Area




Figure 15. Typical Gate Charge vs Gate-to-Source Voltage




Figure 12. Typical Threshold Voltage vs Junction Temperature




Figure 14. Typical Capacitance vs Drain-to-Source Voltage





Figure 16. Typical Body Diode Transfer Characteristics



FTP10N60C/FTA10N60C REV. A . Oct. 2007 Page 6 of 9




Figure 17. Gate Charge Test Circuit

Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit

Figure 20. Resistive Switching Waveforms




Figure 21. Diode Reverse Recovery Test Circuit




Figure 23. Unclamped Inductive Switching Test Circuit

Figure 24. Unclamped Inductive Switching Waveforms

#### **Disclaimers:**

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

#### Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
  - a. are intended for surgical implant into the human body,
  - b. support or sustain life,
  - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.