

FTD05N03NA

N-Channel MOSFET

Applications:

- Adaptor
- Charger
- .SMPS

Lead Free Package and Finish


V_{DSS}	$R_{DS(ON)}(Typ.)$	I_D
30V	4mΩ	100A

Features:

- RoHS Compliant
- Low ON Resistance
- Low Gate Charge
- Peak Current vs Pulse Width Curve
- Inductive Switching Curves

Ordering Information

PART NUMBER	PACKAGE	BRAND
FTD05N03NA	TO-252	IPS



Absolute Maximum Ratings $T_C=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	FTD05N03NA	Units
V _{DSS}	Drain-to-Source Voltage	30	V
I _D	Continuous Drain Current	100	Α
	Continuous Drain Current T _C =100°C	75	Α
I _{DM}	Pulsed Drain Current (NOTE *1)	400	Α
D	Power Dissipation	90	W
P _D	Derating Factor above 25℃	0.71	W/°C
V_{GS}	Gate-to-Source Voltage	±20	V
E _{AS}	Single Pulse Avalanche Energy(NOTE *2)	100	mJ
T _L	Maximum Temperature for Soldering	300	
T_J and T_{STG}	Operating Junction and Storage Temperature Range	150,-55 to150	${\mathbb C}$

Thermal Resistance

The man resolution									
Symbol	Parameter	Max.	Units	Test Conditions					
$R_{ heta JC}$	Junction-to-Case	1.39	°C⁄W	Water cooled heatsink, P _D adjusted for a peak junction temperature of +150 °C.					
$R_{\theta JA}$	Junction-to-Ambient	100		1 cubic foot chamber, free air.					



OFF Characteristics T_C=25°C unless otherwise specified

To zero di alla de la constanti de la constant							
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	30			V	V_{GS} =0V, I_D =250 μ A	
	Drain-to-Source Leakage Current			1	μА	V_{DS} =30V, V_{GS} =0V	
1						T _J =25℃	
I _{DSS}				100		V_{DS} =24V, V_{GS} =0V	
						T _J =125℃	
1	Gate-to-Source Forward Leakage			+100	n 1	V _{GS} =+20V	
I _{GSS}	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -20V	

ON Characteristics $T_J=25^{\circ}\mathbb{C}$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions		
Б	StaticDrain-to-Source On-Resistance		4	6	mΩ	V_{GS} =10V, I_D =50A		
R _{DS(ON)}			5	7.6	mΩ	V_{GS} =4.5V, I_D =40A		
$V_{GS(TH)}$	Gate Threshold Voltage	1	1.5	2	V	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		
Pulse width	Pulse width ≤300µs; duty cycle≤ 2%							

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
R_g	Gate resistance		1.95		Ω	V_{GS} = 0V, V_{DS} = 25V f =1.0MHz
C _{iss}	Input Capacitance		2546		pF	V_{GS} = 0V, V_{DS} = 25V f =1.0MHz
C _{oss}	Output Capacitance		364			
C _{rss}	Reverse Transfer Capacitance		287			
Q _g (10V)	Total Gate Charge		52.8			$I_D = 30A, V_{DD} = 15V$ $V_{GS} = 10V$
Q _{gs}	Gate-to-Source Charge		8.78		nC	
Q_{gd}	Gate-to-Drain ("Miller") Charge		12.6			

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t _{d(ON)}	Turn-on Delay Time		17			V_{DD} =15V, I_{D} =30A, V_{G} =10V R_{G} =12 Ω
t _{rise}	Rise Time		43		ne	
t _{d(OFF)}	Turn-Off Delay Time		109		ns	
t _{fall}	Fall Time		104			



FTD05N03NA

Source-Drain Diode Characteristics Tc=25 ℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions		
Is	Continuous Source Current (Body Diode)			100	Α	_		
I _{SM}	Maximum Pulsed Current (Body Diode)			400	Α	- T _C =25℃		
V _{SD}	Diode Forward Voltage			1.5	V	I _{SD} =100A, V _{GS} =0V		
t _{rr}	Reverse Recovery Time		23.5		ns	I _F = 30A		
Q _{rr}	Reverse Recovery Charge		12.4		nC	di/dt=100A/us		
Pulse width	Pulse width ≤300µs; duty cycle ≤ 2%							

Notes:

^{*1.} Repetitive rating; pulse width limited by maximum junction temperature.

^{*2.} L=0.1mH, I_D =47A, Start T_J =25 $^{\circ}$ C





Characteristics Curve:

Figure 1.Maximum Effective Thermal Impedance, Junction-to-Case




Figure 3.Typical Output Characteristics




Figure 5. Typical Body Diode Transfer Characteristics




Figure 2 Typical Threshold Voltage vs Junction Temperature




Figure 4. Typical Transfer Characteristics




Figure 6. Typical on Resistance VS Drain Current








Figure 7. Capacitance VS Drain-to-Source Voltage




Figure 9. Breakdown Voltage VS Temperature




Figure 11. Resistance vs Gate-to-Source Voltage




Figure 8. Gate Charge VS Gate-to-Source Voltage




Figure 10. on-Resistance VS Temperature





Figure 12. Safe Operating Area





Test Circuits and Waveforms

Figure 13. Gate Charge Test Circuit




Figure 14. Gate Charge Waveforms





Figure 15. Resistive Switching Test Circuit

Figure 16. Resistive Switching Waveforms










Figure 17. Diode Reverse Recovery Test Circuit




Figure 18. Diode Reverse Recovery Waveform






Figure19.Unclamped Inductive Switching Test Circuit

Figure 20. Unclamped Inductive Switching Waveform





FTD05N03NA



Disclaimers:

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.