

N-Channel MOSFET

Applications:

- Adaptor
- Charger
- .SMPS

Po Le

Lead Free Package and Finish

V_{DSS}	R _{DS(ON)} (Typ.)	I _D (Silicon	I _{D∢Package}
· D33	1 103(011)(1) [1]	limited current>	limited>
30V	$3.6 m\Omega$	90A	60A


Features:

- RoHS Compliant
- Low ON Resistance
- Low Gate Charge
- Peak Current vs Pulse Width Curve
- Inductive Switching Curves

Ordering Information

PART NUMBER	PACKAGE	BRAND
FTD06N03NA	TO-252	IPS





Absolute Maximum Ratings

 T_j =25°C unless otherwise specified

Symbol	Parameter	Rating	Units
V _{DSS}	Drain-to-Source Voltage	30	V
I _D	Continuous Drain Current T _C =25 °C	90	A
	Continuous Drain Current T _C =100°C	60	A
I _{DM}	Pulsed Drain Current T _C =25 °C (NOTE *1)	360	А
D	Power Dissipation T _C =25 °C	53	W
P _D	Derating Factor above 25℃	0.424	W/°C
V _{GS}	Gate-to-Source Voltage	±20	V
E _{AS}	Single Pulse Avalanche Energy(NOTE *2)	240	mJ
T _L	Maximum Temperature for Soldering	300	
T_J and T_{STG}	Operating Junction and Storage Temperature Range	150, -55 to150	$^{\circ}$

Thermal Resistance

Symbol	Parameter	Max.	Units	Test Conditions
D	Junction-to-Case	2.36		Water cooled heatsink, P _D adjusted for a
$R_{\theta JC}$	Junction-to-Case	2.30	°CXW	peak junction temperature of +150°C.
$R_{\theta JA}$	Junction-to-Ambient	100		1 cubic foot chamber, free air.

OFF Characteristics $T_i=25^{\circ}\mathbb{C}$ unless otherwise specified

1]-20 C difficult of the control of								
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions		
BV _{DSS}	Drain-to-Source Breakdown Voltage	30			٧	V_{GS} =0V, I_D =250 μ A		
	Drain-to-Source Leakage Current			1		V_{DS} =30V, V_{GS} =0V T_{J} =25 $^{\circ}$ C		
I _{DSS}	Diam-to-Source Leakage Current			100	μΑ V _{DS} =24V, V _G	V_{DS} =24V, V_{GS} =0V T_{J} =125 $^{\circ}$ C		
1	Gate-to-Source Forward Leakage			+100	nΛ	V _{GS} =+20V		
I _{GSS}	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -20V		

ON Characteristics T_J=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
D	StaticDrain-to-Source On-Resistance		3.6	5.5	mΩ	V_{GS} =10V, I_D =19A
R _{DS(ON)}	Static Dialit-to-Source Off-Resistance		5.0	7.5	mΩ	V _{GS} =4.5V, I _D =19A
$V_{GS(TH)}$	Gate Threshold Voltage	1	1.5	2	V	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$
Pulse width ≤300µs; duty cycle≤ 2%						

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Rg	Gate resistance		2.2		Ω	V_{GS} =0V, V_{DS} =0V, f =1MHz
C _{iss}	Input Capacitance		2848		pF	$V_{GS} = 0V, V_{DS} = 15V$ f =1.0MHz
C _{oss}	Output Capacitance		356			
C _{rss}	Reverse Transfer Capacitance		316			
Q _g	Total Gate Charge		53.5			$I_D=45A, V_{DD}=15V$ $V_{GS}=10V$
Q _{gs}	Gate-to-Source Charge		8.2		nC	
Q_{gd}	Gate-to-Drain ("Miller") Charge		12			

Resistive Switching Characteristics Essentially independent of operating temperature

	•	,				
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t _{d(ON)}	Turn-on Delay Time		13			
t _{rise}	Rise Time		8		no	V_{DD} =15V, I_D =45A,
t _{d(OFF)}	Turn-Off Delay Time		56.5		ns	$V_G=10V R_G=3\Omega$
t _{fall}	Fall Time		12			



Source-Drain Diode Characteristics Tj=25 ℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
	Continuous Source Current			90	Α		
Is	(Body Diode)			90	A	T _25°C	
	Maximum Pulsed Current			360	Α	T _C =25℃	
I _{SM}	(Body Diode)			300	A		
V_{SD}	Diode Forward Voltage			1.2	V	I_{SD} =45A, V_{GS} =0V	
t _{rr}	Reverse Recovery Time		12		ns	I _F = I _S	
Q _{rr}	Reverse Recovery Charge		4.2		nC	di/dt=100A/us	
Pulse width	Pulse width ≤300µs; duty cycle ≤ 2%						

Notes:

^{*1.} Repetitive rating; pulse width limited by maximum junction temperature.

^{*2.} L=0.5mH, I_D =31A, Start T_J =25 $^{\circ}$ C



Characteristics Curve:




Figure 1. Maximum Safe Operating




Figure3 . Maximum Continuous Drain Current vs Case Temperature




Figure 2. Maximum Power Dissipation vs Case Temperature




Figure 4. Typical Output Characteristics




Figure 5. Maximum Effective Transient Thermal Impedance, Junction-to-Case






Figure 6. Typical Transfer Characteristics




Figure 8. Drain-to-Source On Resistance vs

Drain Current




Figure 10. Typical Theshold Voltage vs Junction Temperature




Figure 7. Typical Body Diode Transfer Characteristics




Figure 9. Typical Drian to Source on Resistance vs Junction Temperature




Figure 11. Typical Breakdown Voltage vs Junction Temperature








Figure 12. Typical Capacitance vs Drain to Source Voltage




Figure 13. Typical Gate Charge vs Gate to Source Voltage



Test Circuits and Waveforms

Figure 14. Gate Charge Test Circuit




Figure 15. Gate Charge Waveforms





Figure 16. Resistive Switching Test Circuit

Figure 17. Resistive Switching Waveforms








Figure 18. Diode Reverse Recovery Test Circuit




Figure 19. Diode Reverse Recovery Waveform






Figure 20. Unclamped Inductive Switching Test Circuit

Figure21.Unclamped Inductive Switching Waveform







Disclaimers:

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.