

N-Channel MOSFET

Lead Free Package and Finish


Applications:

- Adaptor
- Charger
- SMPS

V_{DSS}	$R_{DS(ON)}$ (Typ. $V_{GS}=10V$)	I_D
100V	113m Ω	4A

Features:

- RoHS Compliant
- Low ON Resistance
- Low Gate Charge
- Peak Current vs Pulse Width Curve
- Inductive Switching Curves



Ordering Information

PART NUMBER	PACKAGE	BRAND
FTE150N10N-1	SOP-8	IPS

Absolute Maximum Ratings $T_C=25^\circ C$ unless otherwise specified

Symbol	Parameter	FTE150N10N-1	Units
V_{DSS}	Drain-to-Source Voltage	100	V
I_D	Continuous Drain Current	4	A
	Continuous Drain Current $T_C = 100^\circ C$	3	A
I_{DM}^{a1}	Pulsed Drain Current	16	A
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}^{a2}	Avalanche Energy	28.8	mJ
I_{AS}^{a2}	Avalanche Current	7.6	A
P_D	Power Dissipation	2	W
	Derating Factor above $25^\circ C$	0.016	W/ $^\circ C$
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	$^\circ C$
T_L	Maximum Temperature for Soldering	300	$^\circ C$

Thermal Resistance

Symbol	Parameter	Max.	Units
$R_{\theta JA}$	Junction-to-Ambient	62.5	$^\circ C/W$



FTE150N10N-1

OFF Characteristics $T_C=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	100	--	--	V	$V_{GS}=0V, I_D=250\mu A$
I_{DSS}	Drain-to-Source Leakage Current	--	--	1	μA	$V_{DS}=100V, V_{GS}=0V$ $T_J=25^\circ\text{C}$
		--	--	100		$V_{DS}=80V, V_{GS}=0V$ $T_J=125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	--	--	+100	nA	$V_{GS}=+20V$
	Gate-to-Source Reverse Leakage	--	--	-100		$V_{GS}=-20V$

ON Characteristics $T_J=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$R_{DS(ON)}$	Static Drain-to-Source	--	113	150	$m\Omega$	$V_{GS}=10V, I_D=4A$
	On-Resistance(NOTE *3)		135	190	$m\Omega$	$V_{GS}=4.5V, I_D=3A$
$V_{GS(TH)}$	Gate Threshold Voltage	1.8	2.4	2.9	V	$V_{DS}=V_{GS}, I_D=250\mu A$

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
R_g	Gate resistance		3.4		Ω	$V_{GS}=0V, V_{DS}=0V$ $f=1.0\text{MHz}$
C_{iss}	Input Capacitance	--	556.5	--	pF	$V_{GS}=0V, V_{DS}=50V$ $f=1.0\text{MHz}$
C_{oss}	Output Capacitance	--	34.7	--		
C_{rss}	Reverse Transfer Capacitance	--	18.7	--		
$Q_g(10V)$	Total Gate Charge	--	11.5	--	nC	$I_D=4A, V_{DD}=50V$ $V_{GS}=10V$
$Q_g(4.5V)$			5.8			
Q_{gs}	Gate-to-Source Charge	--	2.2	--		
Q_{gd}	Gate-to-Drain ("Miller") Charge	--	2.6	--		

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$t_{d(ON)}$	Turn-on Delay Time	--	8.5	--	ns	$V_{DD}=50V, I_D=4A,$ $V_G=10V, R_G=3\Omega$
t_{rise}	Rise Time	--	6.3	--		
$t_{d(OFF)}$	Turn-Off Delay Time	--	29.2	--		
t_{fall}	Fall Time	--	3.2	--		



FTE150N10N-1

Source-Drain Diode Characteristics

$T_c=25^{\circ}\text{C}$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	--	--	4	A	$T_c=25^{\circ}\text{C}$
I_{SM}	Maximum Pulsed Current (Body Diode)	--	--	16	A	
V_{SD}	Diode Forward Voltage	--	--	1.5	V	$I_{SD}=4\text{A}, V_{GS}=0\text{V}$
t_{rr}	Reverse Recovery Time	--	59.2	--	ns	$I_F=I_S$ $di/dt=100\text{A}/\mu\text{s}$
Q_{rr}	Reverse Recovery Charge	--	107.7	--	nC	

Notes:

- *1. Repetitive rating; pulse width limited by maximum junction temperature.
- *2. $L=1.0\text{mH}$, $I_D=7.6\text{A}$, Start $T_J=25^{\circ}\text{C}$

Characteristics Curve:

Figure 1. Maximum Effective Thermal Impedance, Junction-to-Ambient




Figure 12: Normalized Maximum Transient Thermal Impedance (Note F)

Figure 2. Typical Output Characteristics




Figure 3. Typical Transfer Characteristics




Figure 4. Typical Body Diode Transfer Characteristics




Figure 5. Typical on Resistance VS Drain Current




Figure 6. Capacitance VS Drain-to-Source Voltage




Figure 7. Gate Charge VS Gate-to-Source Voltage




Figure 8. Breakdown Voltage VS Temperature




Figure 9. on-Resistance VS Temperature




Figure 10. Resistance vs Gate-to-Source Voltage




Figure 11. Typical Threshold Voltage vs Junction Temperature





Figure 12. Safe Operating Area



Test Circuits and Waveforms

Figure 13. Gate Charge Test Circuit




Figure 14. Gate Charge Waveforms




Figure 15. Resistive Switching Test Circuit




Figure 16. Resistive Switching Waveforms




Figure 17. Diode Reverse Recovery Test Circuit




Figure 18. Diode Reverse Recovery Waveform




Figure19.Unclamped Inductive Switching Test Circuit





Figure20.Unclamped Inductive Switching Waveform





Disclaimers:

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warranties for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.