

N-Channel MOSFET

Applications:

- Adaptor
- Charger
- •SMPS

Features:

- RoHS Compliant
- . Low ON Resistance
- Low Gate Charge
- Peak Current vs Pulse Width Curve
- Inductive Switching Curves

Ordering Information

PART NUMBER	PACKAGE	BRAND
FTP60N20R	TO-220	IPS

Absolute Maximum Ratings T_C=25[°]C unless otherwise specified

Symbol	Parameter	FTP60N20R	Units
V _{DSS}	Drain-to-Source Voltage	200	V
I _D	Continuous Drain Current	60	А
	Continuous Drain Current T _C =100°C	40.8	А
I _{DM}	Pulsed Drain Current (NOTE *1)	240	А
Р	Power Dissipation	300	W
P _D	Derating Factor above 25°C	2.4	W/℃
V _{GS}	Gate-to-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy(NOTE *2)	1200	mJ
dv/dt	Peak Diode Recovery dv/dt(NOTE *3)	5	V/ns
TL	Maximum Temperature for Soldering	300	
$T_{\rm J}$ and $T_{\rm STG}$	Operating Junction and Storage	150 55 to 150	°C
	Temperature Range	150,-55 to150	

G D S

Thermal Resistance

Symbol	Parameter	Max.	Units	Test Conditions
R _{θJC}	Junction-to-Case	0.42	°C /W	Water cooled heatsink, P_D adjusted for a peak junction temperature of +150 $^{\circ}C$.
R _{0JA}	Junction-to-Ambient	62.5		1 cubic foot chamber, free air.

©2017 InPower Semiconductor Co., Ltd.

FTP60N20R

 I_{D}

60A

D

Lead Free Package and Finish

R_{DS(ON)}(Typ.)

39mΩ

G

TO-220

Packages Not to Scale

(Pb

 V_{DSS}

200V



Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	200			V	V _{GS} =0V, I _D =250µA
I _{DSS}	Drain-to-Source Leakage Current			1	μA	V _{DS} =200V, V _{GS} =0V
						T J=25 ℃
				100		V_{DS} =160V, V_{GS} =0V
						T 」=125 ℃
I _{GSS}	Gate-to-Source Forward Leakage			+100	nA	V _{GS} =+30V
	Gate-to-Source Reverse Leakage			-100		V _{GS} = -30V

OFF Characteristics $T_C=25^{\circ}C$ unless otherwise specified

ON Characteristics T_J=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
R _{DS(ON)}	StaticDrain-to-Source On-Resistance		39	46	mΩ	V _{GS} =10V, I _D =30A
V _{GS(TH)}	Gate Threshold Voltage	2		4	V	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$
g _{fs}	Forward Transconductance		28		S	V _{DS} =15V, I _D =30A
Pulse width ≤300µs; duty cycle≤ 2%						

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
C _{iss}	Input Capacitance		3308			(1 - 0)(1)(-2E)(
C _{oss}	Output Capacitance		520		pF	V _{GS} = 0V,V _{DS} = 25V f =1.0MHz
C _{rss}	Reverse Transfer Capacitance		46			
Qg	Total Gate Charge		56.9			
Q _{gs}	Gate-to-Source Charge		18.6		nC	I _D =60A,V _{DD} =160V V _{GS} = 10V
Q _{gd}	Gate-to-Drain ("Miller") Charge		25.8			

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t _{d(ON)}	Turn-on Delay Time		36.4		ns	V _{DD} =100V, I _D =60A, V _G =10V R _G =10Ω
t _{rise}	Rise Time		118			
t _{d(OFF)}	Turn-Off Delay Time		74.4			
t _{fall}	Fall Time		56.4			

©2017 InPower Semiconductor Co., Ltd.



Source-Drain Diode Characteristics Tc=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
I _S	Continuous Source Current			60	А	T _C =25℃	
	(Body Diode)						
I _{SM}	Maximum Pulsed Current			240	А		
	(Body Diode)						
V _{SD}	Diode Forward Voltage			1.5	V	I _{SD} =60A, V _{GS} =0V	
t _{rr}	Reverse Recovery Time		166		ns	I _F = I _S	
Q _{rr}	Reverse Recovery Charge		1306		nC	di/dt=100A/us	
Pulse width	Pulse width \leq 300µs; duty cycle \leq 2%						

Notes:

- *1. Repetitive rating; pulse width limited by maximum junction temperature.
- *2. L=10mH, I_D=20A, Start T_J=25 $^{\circ}$ C
- *3. I_{SD} =60A,di/dt ≤100A/us,V_{DD}≤BV_{DS}, Start T_J=25℃



Characteristics Curve:




Figure2.Max. Power Dissipation vs Case Temperature




Figure 4. Typical Output Characteristics




Figure3.Max. Drain Current vs Case Temperature





Figure 5. Typical Transfer Characteristics









Figure 6. Typical Body Diode Transfer Characteristics


41 PULSED TEST40.5 $T_j = 25^{\circ}C$ 40 39.5 39.5 38.5 $V_{GS} = 10V$ $V_{GS} = 10V$ $V_{GS} = 10V$ $V_{GS} = 10V$ I_{D} D_{O} D_{O

Figure 7. Typical on Resistance VS Drain Current

Figure 8. Capacitance VS Drain-to-Source Voltage

Figure 9. Gate Charge VS Gate-to-Source Voltage







1.2

Bv_{DSS},(Normalized) Drain-to-Source Breakdown Voltage 60

0.8

-50

Figure 10. Breakdown Voltage VS Temperature




Figure 11. on-Resistance VS Temperature

Figure 12 Theshold Voltage vs Junction Temperature

50


T_J,Junction Temperature(°C)

100

0

Figure 13. Safe Operating Area


150





Test Circuits and Waveforms

Figure 14. Gate Charge Test Circuit






Figure 15. Gate Charge Waveforms

Figure 17. Resistive Switching Waveforms





Figure 16. Resistive Switching Test Circuit








Figure 18. Diode Reverse Recovery Test Circuit

Figure 19. Diode Reverse Recovery Waveform






Figure20.Unclamped Inductive Switching Test Circuit









Disclaimers:

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.