


600V N-Channel MOSFET

General Features

- Low ON Resistance
- Low Gate Charge (typical 14.7nC)
- Fast Switching
- 100% Avalanche Tested
- RoHS Compliant/Lead Free

BV_{DSS}	$R_{DS(ON)}(\text{Max.})$	I_D
600V	2.8Ω	3.6A



Applications

- High Efficiency SMPS
- Adaptor/Charger
- Active PFC
- LCD Panel Power

Ordering Information

Part Number	Package	Marking
FTU04N60	TO-251	FTU04N60
FTD04N60	TO-252	FTD04N60

Absolute Maximum Ratings

$T_C=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	FTU04N60	FTD04N60	Unit
V_{DSS}	Drain-to-Source Voltage ^[1]	600		V
I_D	Continuous Drain Current	3.6	3.6*	A
$I_{D@100^\circ\text{C}}$	Continuous Drain Current	Figure 3		
I_{DM}	Pulsed Drain Current, $V_{GS}@10\text{V}^{[2]}$	Figure 6		
P_D	Power Dissipation	89.3		W
	Derating Factor above 25°C	0.71		W/°C
V_{GS}	Gate-to-Source Voltage	±30		V
E_{AS}	Single Pulse Avalanche Energy L=28mH, $I_D=3.6\text{A}$	181		mJ
dv/dt	Peak Diode Recovery $dv/dt^{[3]}$	4.5		V/ns
T_L	Soldering Temperature Distance of 1.6mm from case for 10 seconds	300		°C
T_J and T_{STG}	Operating and Storage Temperature Range	-55 to 150		

*Drain Current limited by Maximum Junction Temperature.

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	FTU04N60	FTD04N60	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1.4		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	100		



FTU04N60/FTD04N60

Electrical Characteristics

OFF Characteristics

 $T_C = 25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	600	--	--	V	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	--	0.6	--	V/ $^\circ\text{C}$	Reference to 25°C , $\text{I}_D=250\mu\text{A}$
I_{DSS}	Drain-to-Source Leakage Current	--	--	20	μA	$\text{V}_{\text{DS}}=600\text{V}, \text{V}_{\text{GS}}=0\text{V}$
		--	--	100		$\text{V}_{\text{DS}}=480\text{V}, \text{V}_{\text{GS}}=0\text{V}, \text{T}_C=125^\circ\text{C}$
I_{GSS}	Gate-to-Source Leakage Current	--	--	100	Na	$\text{V}_{\text{GS}}=+30\text{V}$
		--	--	-100		$\text{V}_{\text{GS}}=-30\text{V}$

ON Characteristics

 $T_C = 25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
$\text{R}_{\text{DS(ON)}}$	Static Drain-to-Source On-Resistance	--	2.4	2.8	Ω	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=2.2\text{A}^{[4]}$
$\text{V}_{\text{GS(TH)}}$	Gate Threshold Voltage	2.0	--	4.0	V	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$
g_{fs}	Forward Transconductance	--	2.85	--	S	$\text{V}_{\text{DS}}=15\text{V}, \text{I}_D=3.6\text{A}^{[4]}$

Dynamic Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
C_{ISS}	Input Capacitance	--	498	--	pF	$\text{V}_{\text{GS}}=0\text{V}$ $\text{V}_{\text{DS}}=25\text{V}$ $f=1.0\text{MHz}$ Figure 14
C_{OSS}	Output Capacitance	--	39	--		
C_{RSS}	Reverse Transfer Capacitance	--	7.5	--		
Q_G	Total Gate Charge	--	14.7	--	nC	$\text{V}_{\text{DD}}=300\text{V}$ $\text{I}_D=3.6\text{A}$ Figure 15
Q_{GS}	Gate-to-Source Charge	--	2.1	--		
Q_{GD}	Gate-to-Drain (Miller) Charge	--	7.0	--		

Resistive Switching Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
$t_{d(\text{ON})}$	Turn-on Delay Time	--	14	--	ns	$\text{V}_{\text{DD}}=300\text{V}$ $\text{I}_D=3.6\text{A}$ $\text{V}_{\text{GS}}=10\text{V}$ $\text{R}_G=20\Omega$
t_{rise}	Rise Time	--	33	--		
$t_{d(\text{OFF})}$	Turn-off Delay Time	--	34	--		
t_{fall}	Fall Time	--	31	--		



Source-Drain Diode Characteristics

 $T_C=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Min	Typ.	Max.	Units	Test Conditions
I_{SD}	Continuous Source Current (Body Diode)	--	--	3.6	A	Integral P-N diode in MOSFET
I_{SM}	Maximum Pulsed Current(Body Diode)	--	--	14.5	A	
V_{SD}	Diode Forward Voltage	--	--	1.2	V	$I_S=3.6\text{A}, V_{GS}=0\text{V}$
t_{rr}	Reverse Recovery Time	--	224	--	ns	$V_{GS}=0\text{V}$ $I_F=3.6\text{A}, di/dt=100\text{A}/\mu\text{s}$
Q_{rr}	Reverse Recovery Charge	--	960	--	nC	

NOTE:

- [1] $T_J=+25^\circ\text{C}$ to $+150^\circ\text{C}$
- [2] Repetitive rating, pulse width limited by maximum junction temperature.
- [3] $I_{SD}=3.6\text{A}$, $di/dt \leq 100\text{A}/\mu\text{s}$, $V_{DD} \leq BV_{DSS}$, $T_J=+150^\circ\text{C}$
- [4] Pulse width $\leq 380\mu\text{s}$; duty cycle $\leq 2\%$.






Figure 1. Maximum Effective Thermal Impedance, Junction-to-Case

Figure 2. Maximum Power Dissipation vs. Case Temperature

Figure 3. Maximum Continuous Drain Current vs Case Temperature

Figure 4. Typical Output Characteristics

Figure 5. Typical Drain-to-Source ON Resistance vs. Gate Voltage and Drain Current







Figure 6. Maximum Peak Current Capability

Figure 7. Typical Transfer Characteristics

Figure 8. Unclamped Inductive Switching Capability

Figure 9. Typical Drain-to-Source ON Resistance

Figure 10. Typical Drain-to-Source On Resistance vs. Junction Temperature


Figure 11.Typical Breakdown Voltage vs. Junction Temperature




Figure 12.Typical Threshold Voltage vs. Junction Temperature




Figure 13. Maximum Forward Safe Operation Area




Figure 14. Typical Capacitance vs. Drain-to-Source Voltage




Figure 15. Typical Gate Charge vs. Gate-to-Source Voltage





Figure 16. Typical Body Diode Transfer Characteristics




Test Circuit


Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms




Figure 21. Diode Reverse Recovery Test Circuit

Figure 22. Diode Reverse Recovery Waveform







Figure 23. Unclamped Inductive Switching Test Circuit

Figure 24. Unclamped Inductive Switching Waveforms

Package Dimensions
TO-251


TO-252



Mechanical Dimensions(Continued) :

Symbol	VARIATION							
	TO-252				TO-251			
	Millimeters		Inches		Millimeters		Inches	
	Min	Max	Min	Max	Min	Max	Min	Max
A	2.220	2.420	0.087	0.095	2.220	2.420	0.087	0.095
A1	0	0.125	0	0.005	0.890	1.140	0.035	0.045
b	0.550	0.670	0.022	0.026	0.550	0.670	0.022	0.026
b1	0.550	0.650	0.022	0.025	0.550	0.650	0.022	0.025
b2	0.760	0.960	0.030	0.038	0.760	0.960	0.030	0.038
b3	5.200	5.400	0.205	0.213	—	—	—	—
b4	—	—	—	—	5.200	5.400	0.205	0.213
c	0.460	0.570	0.018	0.023	0.460	0.570	0.018	0.023
c1	0.450	0.550	0.018	0.022	0.450	0.550	0.018	0.022
c2	0.450	0.550	0.018	0.022	0.450	0.550	0.018	0.022
D	5.950	6.250	0.234	0.246	5.950	6.250	0.234	0.246
D1	4.200	4.500	0.165	0.177	4.200	4.500	0.165	0.177
E	6.400	6.700	0.252	0.264	6.400	6.700	0.252	0.264
E1	4.900	5.000	0.193	0.197	4.900	5.000	0.193	0.197
e	0.28 REF	0.090 REF	0.28 REF	0.090 REF	0.28 REF	0.090 REF	0.28 REF	0.090 REF
H	9.220	9.720	0.363	0.383	—	—	—	—
L	1.370	1.670	0.054	0.066	8.900	9.650	0.350	0.380
L1	2.590	2.890	0.102	0.114	1.900	2.290	0.075	0.090
L2	0.500 REF		0.020 REF		0.500	0.800	0.020	0.031
L3	0.500	0.800	0.020	0.031	—	—	—	—
L4	0.650	0.950	0.026	0.037	—	—	—	—
L5	1.140	1.520	0.045	0.060	—	—	—	—
θ	0°	6°	0°	6°	—	—	—	—

NOTE:

REFERENCE JEDEC TO-252 . ISSUE E ,DATED JUNE,2004 and JEDEC TO-251D. ISSUE D,
DATED JUNE , 2002 .

**Published by****ARK Microelectronics Co., Ltd.****No.9, East Zijing Road, High-tek District, Chengdu, P. R. China****All Rights Reserved.****Disclaimers**

ARK Microelectronics Co., Ltd. reserves the right to make change without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to ARK Microelectronics Co., Ltd's terms and conditions supplied at the time of order acknowledgement.

ARK Microelectronics Co., Ltd. warrants performance of its hardware products to the specifications at the time of sale. Testing, reliability and quality control are used to the extent ARK Microelectronics Co., Ltd deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessary performed.

ARK Microelectronics Co., Ltd. does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using ARK Microelectronics Co., Ltd's components. To minimize risk, customers must provide adequate design and operating safeguards.

ARK Microelectronics Co., Ltd. does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in ARK Microelectronics Co., Ltd's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. ARK Microelectronics Co., Ltd is not responsible or liable for such altered documentation.

Resale of ARK Microelectronics Co., Ltd's products with statements different from or beyond the parameters stated by ARK Microelectronics Co., Ltd. for the product or service voids all express or implied warranties for the associated ARK Microelectronics Co., Ltd's product or service and is unfair and deceptive business practice. ARK Microelectronics Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

ARK Microelectronics Co., Ltd's products are not authorized for use as critical components in life devices or systems without the expressed written approval of ARK Microelectronics Co., Ltd.

As used herein:

1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.