



## N and P Channel Enhancement Mode Power MOSFET

### Description


This Product uses advanced trench technology MOSFETs to provide excellent  $R_{DS(ON)}$  and low gate charge. The complementary MOSFETs may be used to form a level shifted high side switch, and for a host of other applications.



Schematic diagram



Marking and pin assignment



SOP-8

### Application

- Power switch
- DC/DC converters

### Device

### Package

### Marking

### Packaging

G05NP10S

SOP-8双基

G05NP10

4000pcs/Reel

### Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ , unless otherwise noted

Parameter	Symbol	NMOS	PMOS	Unit
Drain-Source Voltage	$V_{DS}$	100	-100	V
Continuous Drain Current	$I_D$	5	-6	A
Pulsed Drain Current (note1)	$I_{DM}$	20	-24	A
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$	V
Power Dissipation	$P_D$	3	2.5	W
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 To 150	-55 To 150	$^\circ\text{C}$

### Thermal Resistance

Parameter	Symbol	NMOS	PMOS	Unit
Thermal Resistance, Junction-to-Ambient	$R_{thJA}$	41.7	50	$^\circ\text{C/W}$



**NMOS Specifications**  $T_J = 25^\circ\text{C}$ , unless otherwise noted

Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
<b>Static Parameters</b>						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	100	--	--	V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 25^\circ\text{C}$	--	--	1	$\mu\text{A}$
Gate-Source Leakage	$I_{\text{GSS}}$	$V_{\text{GS}} = \pm 20\text{V}$	--	--	$\pm 100$	nA
Gate-Source Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	1	2.2	3	V
Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 1\text{A}$	--	127	170	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_D = 1\text{A}$	--	144	180	
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}}=5\text{V}, I_D=5\text{A}$	--	8	--	S
<b>Dynamic Parameters</b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 25\text{V}, f = 1.0\text{MHz}$	--	797	--	pF
Output Capacitance	$C_{\text{oss}}$		--	138	--	
Reverse Transfer Capacitance	$C_{\text{rss}}$		--	104	--	
Total Gate Charge	$Q_g$	$V_{\text{DD}} = 50\text{V}, I_D = 5\text{A}, V_{\text{GS}} = 10\text{V}$	--	18	--	nC
Gate-Source Charge	$Q_{\text{gs}}$		--	3.7	--	
Gate-Drain Charge	$Q_{\text{gd}}$		--	5.4	--	
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 30\text{V}, I_D = 2\text{A}, R_G = 2.5\Omega$	--	12	--	ns
Turn-on Rise Time	$t_r$		--	9.4	--	
Turn-off Delay Time	$t_{\text{d}(\text{off})}$		--	37	--	
Turn-off Fall Time	$t_f$		--	11.1	--	
<b>Drain-Source Body Diode Characteristics</b>						
Continuous Body Diode Current	$I_S$	$T_C = 25^\circ\text{C}$	--	--	6	A
Body Diode Voltage	$V_{\text{SD}}$	$T_J = 25^\circ\text{C}, I_{\text{SD}} = 6\text{A}, V_{\text{GS}} = 0\text{V}$	--	--	1.2	V



**Notes**

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. Identical low side and high side switch with identical  $R_G$



Gate Charge Test Circuit



Switch Time Test Circuit




EAS Test Circuit




NMOS Typical Characteristics  $T_J = 25^\circ\text{C}$ , unless otherwise noted


**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Drain-Source On-Resistance**




**Figure 4. Gate Charge**



**Figure 5. Capacitance**




**Figure 6. Source-Drain Diode Forward**




**NMOS Typical Characteristics**  $T_J = 25^\circ\text{C}$ , unless otherwise noted


**Figure 7. Drain-Source On-Resistance**



**Figure 10. Safe Operation Area**



**Figure 9. Normalized Maximum Transient Thermal Impedance**





**PMOS Specifications**  $T_J = 25^\circ\text{C}$ , unless otherwise noted

Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
<b>Static Parameters</b>						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-100	--	--	V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = -100\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 25^\circ\text{C}$	--	--	-1	$\mu\text{A}$
Gate-Source Leakage	$I_{\text{GSS}}$	$V_{\text{GS}} = \pm 20\text{V}$	--	--	$\pm 100$	$\mu\text{A}$
Gate-Source Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-1	-2.2	-3	V
Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = -10\text{V}, I_D = -6\text{A}$	--	193	200	$\text{m}\Omega$
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}} = 5\text{V}, I_D = -3\text{A}$	2	--	--	S
<b>Dynamic Parameters</b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -25\text{V}, f = 1.0\text{MHz}$	--	760	--	pF
Output Capacitance	$C_{\text{oss}}$		--	260	--	
Reverse Transfer Capacitance	$C_{\text{rss}}$		--	170	--	
Total Gate Charge	$Q_g$	$V_{\text{DD}} = -50\text{V}, I_D = -3\text{A}, V_{\text{GS}} = -10\text{V}$	--	25	--	nC
Gate-Source Charge	$Q_{\text{gs}}$		--	5	--	
Gate-Drain Charge	$Q_{\text{gd}}$		--	7	--	
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -50\text{V}, I_D = -3\text{A}, R_G = 9\Omega$	--	14	--	ns
Turn-on Rise Time	$t_r$		--	18	--	
Turn-off Delay Time	$t_{\text{d}(\text{off})}$		--	50	--	
Turn-off Fall Time	$t_f$		--	18	--	
<b>Drain-Source Body Diode Characteristics</b>						
Continuous Body Diode Current	$I_s$	$T_C = 25^\circ\text{C}$	--	--	-3	A
Body Diode Voltage	$V_{\text{SD}}$	$T_J = 25^\circ\text{C}, I_{\text{SD}} = -3\text{A}, V_{\text{GS}} = 0\text{V}$	--	--	-1.2	V



**Notes**

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. Identical low side and high side switch with identical  $R_G$



Gate Charge Test Circuit



Switch Time Test Circuit




EAS Test Circuit




**PMOS Typical Characteristics**  $T_J = 25^{\circ}\text{C}$ , unless otherwise noted


**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Rdson-Drain Current**




**Figure 4. Gate Charge**



**Figure 5. Capacitance**




**Figure 6. Source-Drain Diode Forward**




**PMOS Typical Characteristics**  $T_J = 25^{\circ}\text{C}$ , unless otherwise noted


**Figure 7. Drain-Source On-Resistance**




**Figure 10. Safe Operation Area**



**Figure 9. Normalized Maximum Transient Thermal Impedance**



## SOP-8 Package Information



<b>Symbol</b>	<b>Dimensions in Millimeters</b>		
	<b>MIN.</b>	<b>NOM.</b>	<b>MAX.</b>
A	5.800	6.000	6.200
A1	4.800	4.900	5.000
B	1.270BSC		
B1	0.35^8x	0.40^8x	0.45^8x
C	3.780	3.880	3.980
C1	--	0.203	0.253
D	0.050	0.150	0.250
D1	1.350	1.450	1.550
D2	1.500	1.600	1.700
D2	1.500	1.600	1.700
E	1.060REF		
E1	0.400	0.700	0.100
F	0.250BSC		
F1	2°	4°	6°