




(640 x 200) Unit: mm General Tolerance ± 0.5

**CN1 G648D**

No.	Symbol	No.	Symbol
1	D3	14	D0
2	D2	15	V _{DD}
3	FLM	16	V _{SS}
4	M	17	V _{LC}
5	CL1	18	V ₀
6	CL2	19	INHX
7	D1	20	F _{GND}


G648D (640 x 200) Unit: mm General Tolerance ± 0.5

G648D (640 x 200) Unit: mm General Tolerance ± 0.5




CN1 G648D			
No.	Symbol	No.	Symbol
1	D3	14	D0
2	D2	15	V _{D3}
3	FLM	16	V _{SS}
4	M	17	V _{IC}
5	CL1	18	V ₀
6	CL2	19	INHX
7	D1	20	F _{GND}

CN1 G648D			
No.	Symbol	No.	Symbol
1	D3	14	D0
2	D2	15	V _{D3}
3	FLM	16	V _{SS}
4	M	17	V _{IC}
5	CL1	18	V ₀
6	CL2	19	INHX
7	D1	20	F _{GND}




INVERTER OUTLINE DRAWINGS (CONTINUED)

12902A, G321 E UNIT: MM



CN1 CONNECTIONS



CN1 = INPUT

MATING CONNECTOR = AMP 175487-3


Pin No.	Function
1	Input: 24V DC
2	Switch: Gnd = ON, Open = OFF
	Ground

CN2 = OUTPUT

MATING CONNECTOR = JAE IL-G-3P-S3L2

Pin No.	Function
1	AC output
2	No connection
3	AC output

NEL-D5-006, G648D UNIT: MM




Pin No.	Function
1	Input: 12V DC
2	Common: GND
3	output

HIU- 168, G649D UNIT: MM

CN2 = OUTPUT

MATING CONNECTOR = JAE IL-G-3P-S3L2-E

Pin No.	Function
1	AC output
2	No connection
3	AC output




CN1 = INPUT

MATING CONNECTOR = HIROSE DF 13-6P-1 25H

Pin No.	Function
1	Input: 12V DC
2	Switch: Gnd = ON, Open = OFF
3	1 OK ohm potentiometer (wiper)
4	1 OK ohm potentiometer (one end)
5	Ground
6	1 OK ohm potentiometer (one end)


CN1 CONNECTIONS



PRINCIPLES OF OPERATION


Graphic modules offer the greatest flexibility in formatting data on the display. They allow for text, graphics or any combination of the two. Since character size is defined by software, they allow any language or character font to be shown. The only limit is the resolution of the display.

Graphic modules are organized in rows (horizontal) and columns (vertical) of pixels. Each pixel is addressed individually, allowing any combination to be ON. This bitmapping provides the user with the ability to construct text of any size or shape, or true graphics, if that is desired.




The above figure shows the structure of an LCD. Liquid crystals are placed between two types of glass substrates, one having segment electrodes (SEG1, SEG2, and so on), the other having common electrodes (COM1, COM2, and so on). Each cross point of the segment and common electrodes is a display pixel.

The LCD is driven as follows. The common electrodes are sequentially selected. The display pixels on the selected common electrode are turned on/off according to the select/non-select signals of the corresponding segment electrodes. This is called multiplex drive.




The LCD driver generates liquid crystal drive waveforms according to the display information sent from the MPU, and uses the waveforms to drive the LCD.



The LCD drivers are classified into two types: the common driver and the segment driver. The common driver drives common electrodes and the segment driver drives segment electrodes. As shown in the figure above, these drivers select a proper voltage level sequentially from the six voltage levels (Va to Vf) to generate liquid crystal drive waveforms. The six voltage levels are generated by resistance division.

LCD CONTROLLER




The MPU cannot directly interface the LCD driver. So the LCD controller is placed between the MPU and the LCD drivers to handle the interface between them.

The LCD controller receives display information from the MPU, converts it into the display timing signals and display data required for the LCD drivers, and transfers them to the LCD drivers.

PRINCIPLES OF OPERATION


(CONTINUED)




There are four display timing signals: display data shift clock, latch signal, frame start signal, and AC-convert signal.

There are two formats for the display data transfer: serial transfer and parallel transfer. In serial transfer, data is transferred bit by bit as shown in the figure above. In parallel transfer, four or eight bits are transferred at the same time. All Seiko Instruments graphic modules use parallel transfer.

DISPLAY DATA RAM




The display data RAM stores the display information sent from the MPU. The LCD controller reads data from the display data RAM, and transfers the data to the LCD drivers. Some LCD controllers let the MPU directly interface the display data RAM as shown by dotted lines in the figure above.




One of the methods to correspond display contents to display data is to assign a display data bit to a display pixel dot. In that case, if the MPU writes and stores data "11110000" at address 0 of the display data RAM, the LCD screen displays a pattern of "■■■■□□□□" according to the 0s and 1s in the data. This correspondence method is called the graphic display mode. The graphic display mode allows any pattern to be displayed, because each display pixel dot can be turned on and off independently.

GRAPHIC LCD MODULE WITH BUILT-IN RAM (G1213, G1216, G1226)



Graphic modules with built-in data RAM have two types of ICs: one integrating the controller and common driver, and one integrating the display data RAM and the segment driver. These modules use direct bitmapping; one bit in RAM corresponds to each pixel on the display. They communicate directly to the microprocessor through an 8-bit parallel interface. All the required controller timing functions are built-in to the module. There is no CG ROM, or any way to store information.

GRAPHIC LCD MODULES WITH EXTERNAL CONTROLLER (G 19 1 C, G 19 1 D, G2436, G321 E, G648D, G649D)




Most graphic modules feature the segment and common drivers on the LCD module, and use a 4-bit parallel interface to an external controller. The controller can be an external PC board (such as the LCDC-1330) or the controller IC can be located on the mother board with the microprocessor. In the larger graphic modules, all the board space is taken up with the driver ICs. Also for small graphic modules with high resolution, there may be no room to locate the controller on the module.


(CONTINUED)

TIMING CHARACTERISTICS

The following timing diagrams apply to all the graphic modules without a built-in controller.




Timing characteristics of signal input into segment driver.




Timing characteristics of signal input into segment driver.

TIMING CHARACTERISTICS TEMP. = 0 ~ 50 °C, V _{CC} = 5.0V ± 5%, V _{IL} = 0V				
Item	Symbol	Min.	Max.	Unit
CL1 period	t _{CCL1}	1000		ns
CL1 "H" pulse width	t _{WCL1H}	125		ns
FLM setup time	t _{FLMS}	100		ns
FLM hold time	t _{FLMH}	100		ns
Input signal rise time	t _R		30	ns
Input signal fall time	t _F		30	ns
CL2 period	t _{CCL2}	330		ns
CL2 "H" pulse width	t _{WCL2H}	110		ns
CL2 "L" pulse width	t _{WCL2L}	110		ns
Data setup time	t _{DS}	100		ns
Data hold time	t _{DH}	100		ns
CL2 fall to CL1 fall time	t _{SL}	125		ns
CL1 fall to CL2 fall time	t _{LH}	80		ns

TIMING CHARACTERISTICS FOR MODULES WITH BUILT-IN 1330 CONTROLLER



Intel 80 series timing diagram




Motorola 68 series timing diagram

Signal		Symbol	Item	Min.	Max.	Unit
80 series liming	WR RD	t_{CYC}	System cycle time	1000	-	ns
		t_{CC}	Control pulse width	220	-	ns
68 series timing	AO, CS, RW, E	t_{CYC}	System cycle time	1000	-	ns
		t_{EW}	Enable pulse width	220	-	ns
60 and 66 series timing	AO, CS	t_{AH}	Address hold time	10	-	ns
		t_{AW}	Address setup time	30	-	ns
	DO-D7	t_{DS}	Data setup time	120		ns
		t_{DH}	Data hold time	10		ns
		t_{ACC}	RD access time		120	ns
		t_{OH}	Output disable time	10	50	ns

Note: See page 53 for microprocessor chip selection control (SEL).

G648D = 640 x 200 WITH INTEL MPU



G648D = 640 x 200 WITH MOTOROLA MPU

