

=

=

=

=

1200 V

60 mΩ

45 A

80

D

Normally – OFF Silicon Carbide Junction Transistor

Features

- 175 °C Maximum Operating Temperature
- Gate Oxide Free SiC Switch
- Exceptional Safe Operating Area
- Excellent Gain Linearity
- Temperature Independent Switching Performance
- Low Output Capacitance
- Positive Temperature Coefficient of R_{DS,ON}
- Suitable for Connecting an Anti-parallel Diode

Advantages

- Compatible with Si MOSFET/IGBT Gate Drive ICs
- > 20 µs Short-Circuit Withstand Capability
- Lowest-in-class Conduction Losses
- High Circuit Efficiency
- Minimal Input Signal Distortion
- High Amplifier Bandwidth

Package

• RoHS Compliant

 V_{DS}

R_{DS(ON)}

 I_D (Tc = 25°C)

 $h_{FE(Tc = 25^{\circ}C)}$

Applications

- Down Hole Oil Drilling, Geothermal Instrumentation
- Hybrid Electric Vehicles (HEV)
- Solar Inverters
- Switched-Mode Power Supply (SMPS)
- Power Factor Correction (PFC)
- Induction Heating
- Uninterruptible Power Supply (UPS)
- Motor Drives

Table of Contents

Section I: Absolute Maximum Ratings	. 1
Section II: Static Electrical Characteristics	2
Section III: Dynamic Electrical Characteristics	2
Section IV: Figures	3
Section V: Driving the GA20JT12-263	7
Section VI: Package Dimensions:	11
Section VII: SPICE Model Parameters	12

Section I: Absolute Maximum Ratings

Parameter	Symbol	Conditions	Value	Unit	Notes
Drain – Source Voltage	V _{DS}	$V_{GS} = 0 V$	1200	V	
Continuous Drain Current	Ι _D	T _C = 25°C	45	А	Fig. 17
Continuous Drain Current	Ι _D	T _C = 145°C	20	А	Fig. 17
Continuous Gate Current	I _G		1.3	А	
Turn-Off Safe Operating Area	RBSOA	T _{vJ} = 175 °C, Clamped Inductive Load	$I_{D,max} = 20$ @ $V_{DS} \le V_{DSmax}$	А	Fig. 19
Short Circuit Safe Operating Area	SCSOA	T_{VJ} = 175 °C, I_G = 1 A, V_{DS} = 800 V, Non Repetitive	>20	μs	
Reverse Gate – Source Voltage	V _{SG}		30	V	
Reverse Drain – Source Voltage	V _{SD}		25	V	
Power Dissipation	P _{tot}	T _C = 25 °C / 145 °C, t _p > 100 ms	282 / 56	W	Fig. 16
Storage Temperature	T _{stg}		-55 to 175	°C	

Section II: Static Electrical Characteristics

Baramatar	Sympol	Conditions	Value			11	Nataa	
Parameter	Symbol	Conditions	Min. Typical		Max. Unit		Notes	
A: On State								
Drain – Source On Resistance	R _{DS(ON)}	I _D = 20 A, T _j = 25 °C I _D = 20 A, T _j = 125 °C I _D = 20 A, T _i = 175 °C		60 96 128		mΩ	Fig. 5	
Gate On Voltage	$V_{GS,ON}$	$I_D = 20 \text{ A}, V_{DS} = 16 \text{ V}, T_j = 25 \text{ °C}$ $I_D = 20 \text{ A}, V_{DS} = 16 \text{ V}, T_j = 175 \text{ °C}$		3.7 3.4		V	Fig. 4	
DC Current Gain	h _{FE}	$ \begin{array}{l} V_{DS} = 5 \ V, \ I_D = 20 \ A, \ T_j = 25 \ ^\circ C \\ V_{DS} = 5 \ V, \ I_D = 20 \ A, \ T_j = 125 \ ^\circ C \\ V_{DS} = 5 \ V, \ I_D = 20 \ A, \ T_j = 175 \ ^\circ C \end{array} $		80 50 43		_	Fig. 5	
B: Off State								
Drain Leakage Current	I _{DSS}	$\begin{array}{l} V_{DS} = 1200 \text{ V}, V_{GS} = 0 \text{V}, \text{J} = 25 ^{\circ}\text{C} \\ V_{DS} = 1200 \text{V}, \text{S} = 0 \text{V}, \text{J} = 125 ^{\circ}\text{C} \\ V_{DS} = 1200 \text{V}, \text{S} = 0 \text{V}, \text{J} = 175 ^{\circ}\text{C} \end{array}$		0.1 0.1 1		μA	Fig. 6	
Gate Leakage Current	I _{SG}	V _{SG} = 20 V, T _j = 25 °C		20		nA		
C: Thermal								
Thermal resistance, junction - case	R _{thJC}			0.53		°C/W	Fig. 20	

Section III: Dynamic Electrical Characteristics


Devemeter	Cumple al	Conditions	Value			11014	Natac
Parameter	Symbol	Conditions	Min.	Typical	Max.	Unit	Notes
A: Capacitance and Gate Charg	e						
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 800 V, <i>f</i> = 1 MHz		3091		pF	Fig. 9
Reverse Transfer/Output Capacitance	C _{rss} /C _{oss}	V _{DS} = 800 V, <i>f</i> = 1 MHz		53		pF	Fig. 9
Output Capacitance Stored Energy	Eoss	V _{GS} = 0 V, V _{DS} = 800 V, <i>f</i> = 1 MHz		17		μJ	Fig. 10
Effective Output Capacitance, time related	$C_{\text{oss,tr}}$	I_{D} = constant, V_{GS} = 0 V, V_{DS} = 0800 V		96		pF	
Effective Output Capacitance, energy related	$C_{\text{oss,er}}$	V _{GS} = 0 V, V _{DS} = 0800 V		70		pF	
Gate-Source Charge	Q_{GS}	V _{GS} = -53 V		23		nC	
Gate-Drain Charge	Q_{GD}	V _{GS} = 0 V, V _{DS} = 0800 V		77		nC	
Gate Charge - Total	Q _G			100		nC	
B: Switching ¹ Internal Gate Resistance – zero bias	R _{G(INT-ZERO)}	f = 1 MHz, V _{AC} = 50 mV, V _{DS} = 0 V, V _{GS} = 0 V, T _i = 175 °C		1.7		Ω	
Internal Gate Resistance – ON	R _{G(INT-ON)}	V _{GS} > 2.5 V, V _{DS} = 0 V, T _j = 175 °C		0.13		Ω	
Turn On Delay Time	t _{d(on)}	T _i = 25 °C, V _{DS} = 800 V,		30		ns	
Fall Time, V _{DS}	t _f	$I_{\rm D} = 20$ A, Resistive Load		24		ns	Fig. 11, 13
Turn Off Delay Time	t _{d(off)}	Refer to Section V for additional		21		ns	
Rise Time, V _{DS}	t _r	driving information.		17		ns	Fig. 12, 14
Turn On Delay Time	t _{d(on)}			26		ns	
Fall Time, V _{DS}	t _f	T _i = 175 °C, V _{DS} = 800 V,		24		ns	Fig. 11
Turn Off Delay Time	t _{d(off)}	$I_D = 20$ A, Resistive Load		25		ns	
Rise Time, V _{DS}	t _r			16		ns	Fig. 12
Turn-On Energy Per Pulse	Eon			505		μJ	Fig. 11, 13
Turn-Off Energy Per Pulse	E _{off}	$I_D = 20 \text{ A}$, Inductive Load		46		μJ	Fig. 12, 14
Total Switching Energy	E _{tot}	Refer to Section V.		551		μJ	
Turn-On Energy Per Pulse	Eon	$-T = 475^{\circ}$		514		μJ	Fig. 11
Turn-Off Energy Per Pulse	E _{off}	—T _j = 175 °C, V _{DS} = 800 V, —I _D = 20 A, Inductive Load		41		μJ	Fig. 12
Total Switching Energy	E _{tot}			555		μJ	


 1 – All times are relative to the Drain-Source Voltage V_{DS}


GA20JT12-263


Section IV: Figures


A: Static Characteristic Figures


















DU















Figure 8: Typical Blocking Characteristics






GeneSiC SEMICONDUCTOR


GA20JT12-263




Losses vs. Drain Current



C: Device Derating Figures











Figure 14: Typical Switching Times and Turn Off Energy Losses vs. Drain Current







² - Representative values based on device conduction and switching loss. Actual losses will depend on gate drive conditions, device load, and circuit topology.




Figure 19: Turn-Off Safe Operating Area





Figure 21: Drain Current Derating vs. Pulse Width






Figure 20: Transient Thermal Impedance



Section V: Driving the GA20JT12-263

A: Gate Drive Theory of Operation

The SJT transistor is a current controlled transistor which requires a positive gate current for turn-on as well as to remain in on-state. An ideal gate current waveform for ultra-fast switching of the SJT, while maintaining low gate drive losses, is shown in Figure 22.




Figure 22: Idealized Gate Current Waveform

A:1: Gate Currents, $I_{\text{G,pk}}\text{/-}I_{\text{G,pk}}$ and Voltages during Turn-On and Turn-Off

An SJT is rapidly switched from its blocking state to on-state, when the necessary gate charge, Q_G , for turn-on is supplied by a burst of high gate current, $I_{G,on}$, until the gate-source capacitance, C_{GS} , and gate-drain capacitance, C_{GD} , are fully charged.

$$I_{G,on} * t_1 \ge Q_{gs} + Q_{gd}$$

As an example, an $I_{G,pon} \ge 3$ A is required to achieve a 25 ns V_{DS} fall time for a 800 V switching transition, due to the gate-drain charge, Q_{GD} of 77 nC for the GA20JT12-263. The $I_{G,pon}$ pulse should ideally terminate, when the drain voltage falls to its on-state value, in order to avoid unnecessary drive losses during the steady on-state. In practice, the rise time of the $I_{G,on}$ pulse is affected by the parasitic inductances, L_{par} in the TO-263 package and drive circuit. A voltage developed across the parasitic inductance in the source path, L_s , can de-bias the gate-source junction, when high drain currents begin to flow through the device. The applied gate voltage should be maintained high enough, above the $V_{GS,ON}$ (see Figure 7) level to counter these effects.

A high negative peak current, $-I_{G,off}$ is recommended at the start of the turn-off transition, in order to rapidly sweep out the injected carriers from the gate, and achieve rapid turn-off. While satisfactory turn off can be achieved with $V_{GS} = 0$ V, a negative gate voltage V_{GS} may be used in order to speed up the turn-off transition.

A:2: Steady On-State

After the device is turned on, I_G may be advantageously lowered to $I_{G,steady}$ for reducing unnecessary gate drive losses. The $I_{G,steady}$ is determined by noting the DC current gain, h_{FE} , of the device from Figures 5 and 6.

The desired $I_{G,steady}$ is determined by the peak device junction temperature T_J during operation, drain current I_D , DC current gain h_{FE} , and a 50 % safety margin to ensure operating the device in the saturation region with low on-state voltage drop by the equation:

$$I_{G,steady} \approx \frac{I_D}{h_{FE}(T,I_D)} * 1.5$$



B: Gate Drive Implementation Examples

B:1: Using the IXYS IX2204 Gate Driver

The IXYS IX2204 is a dual output gate drive integrated circuit which can be used to drive an SJT transistor by supplying the required gate drive current I_G in a low-power gate drive solution. This configuration features an external gate capacitor, C_G , which creates the brief current peak $I_{G,on}$ during device turn-on and $I_{G,off}$ during turn-off for fast switching and an external gate resistor $R_{G(EXT)}$ to set the continuous gate current $I_{G,steady}$ required for the device to remain on. This configuration is shown in Figure 23 with further details provided below.




Figure 23: Gate drive configuration using an IXYS IX2204 gate drive IC.

Reference	Component	Description	Suggested Part
R _{G(EXT)}	Gate Resistance, External	2.2 Ω, 2 W	CRM2512-JW-2R2ELF
C _G	Gate Capacitance	10 nF	C1812C103J1GACTU
R _{CG}	Damping Resistor	1.0 Ω, 0.5 W	ERJ-1TYJ1R0U
D _{RG}	Silicon Schottky Diode	40 V, 2 A	SS24T3G
Rb	BJT Base Resistor	1.0 Ω, 0.5 W	ERJ-1TYJ1R0U
Q _{HA} , Q _{HB}	Current Boost NPN	40 V, 8 A, Silicon NPN BJT	MJD44H11
Q_{LA}, Q_{LB}	Current Boost PNP	40 V, 8 A, Silicon PNP BJT	MJD45H11
U1	Signal Isolator	Opto-Isolator –or– Transformer Isolator	ACPL-4800 / ADUM3210
X1	DC/DC Converter, V _{GH} Supply	V_{OUT} = +20 V, V_{IN} = +12 V, 2 W, V_{ISO} = 5.2 kV	MGJ2D122005SC
X2	DC/DC Converter, V _{GL} Supply	V _{OUT} = +5 V, V _{IN} = +12 V, 3 W, V _{ISO} = 3.0 kV	MEV3S1205SC
X3	DC/DC Converter, V _{EE} Supply	V_{OUT} = -5 V, V_{IN} = +12 V, 2 W, V_{ISO} = 5.2 kV	MGJ2D122005SC

B:2: Voltage Supply Selection

The IX2204 gate drive design requires three supply voltages V_{GH} , V_{GL} , and V_{EE} (listed in Table 2) optionally supplied through DC/DC converters. During device turn-on, V_{GH} charges the external capacitor C_G thereby delivering the narrow width, high current pulse $I_{G,on}$ to the SJT gate and charges the SJT's internal terminal capacitances C_{GD} and C_{GS} . For a given level of parasitic inductance in the gate circuit and SJT package, the rise time of $I_{G,on}$ is controlled by the choice of V_{GH} and C_G . During the steady on-state, V_{GL} in combination with the internal and external gate resistances provides a continuous gate current for the GA20JT12-263 to remain on. The V_{EE} supply sets the gate negative during turn-off and steady off-state for faster switching and to avoid spurious turn-on which may be caused by external circuit noise. The power rating of the voltage supplies should be adequate to meet the gate drive power requirements as determined by

$$P_{min,VGH} = \frac{1}{2} C_G V_{GH}^2 f_{sw}$$
$$P_{min,VEE} = \frac{1}{2} C_G V_{EE}^2 f_{sw}$$
$$P_{min,VGL} = V_{GL} I_{G,steady} D$$

Symbol	Parameter	Va	alues
Cymbol	i arameter	Range	Typical
V_{GH}	Supply Voltage, Driver Output A	15 – 20	+ 20.0
V_{GL}	Supply Voltage, Driver Output B	5.0 - 7.0	+ 5.0
V_{EE}	Negative Supply Voltage	-10 – GND	- 5.0

Table 2: IX2204 Gate Drive Example Component List

B:3: Gate Capacitor C_G Selection

ene




Figure 24: Primary gate drive circuit passive components with series gate resistance Schottky rectifier.

An external gate capacitor C_G connected directly to the device gate pin delivers the positive current peak $I_{G,on}$ during device turn-on and the negative current peak $I_{G,off}$ during turn-off. A low value resistor R_{CG} is connected in series with C_G to damp potential high-frequency oscillation. A high value resistor R_{ch} in parallel with C_G sets the SJT gate to a defined potential (- V_{EE}) during steady off-state.

At device turn-on, C_G is pulled to V_{GH} which produces a transient peak of gate voltage and current. This current peak rapidly charges the internal SJT C_{GS} and C_{GD} capacitances. A Schottky diode, D_{RG} , in series with $R_{G(EXT)}$ blocks any C_G induced current from draining out through $R_{G(EXT)}$ and ensures that all of the charge within C_G flows only into the device gate, allowing for an ultra-fast device turn-on. During steady on-state, a potential of $V_{GH} - V_{GS} = V_{GH} - 3$ V is across C_G . When the device is turned off, C_G is pulled to negative V_{EE} and V_{GS} is pulled to a transient peak of $V_{GS,turn-off} = V_{EE} - (V_{GH} - 3 V)$, this induces the negative current peak $I_{G,off}$ out of the gate which discharges the SJT internal capacitances.

B:4: External Gate Resistor R_{G(EXT)} Selection

An external gate resistor $R_{G(EXT)}$ connected directly to the SJT gate pin acts to deliver a continuous current $I_{G,steady}$ during steady on-state. The gate current is determined by:

$$I_{G,steady} = \frac{V_{GL} - V_{GS(FWD)} - V_{Sch}}{R_{G(EXT)} + R_{G(INT)}}$$

The on-state gate-source voltage $V_{GS(FWD)}$ can be approximated to 3 V and the Schottky on-state voltage V_{Sch} can be approximated to 0.3 V which simplifies the equation to:

$$I_{G,steady} = \frac{V_{GL} - 3.3V}{R_{G(EXT)} + R_{G(INT)}}$$

The desired $I_{G,steady}$ is determined by the peak device junction temperature T_J during operation, drain current I_D , DC current gain β , and a 50 % safety margin to avoid operating the device in saturation. $I_{G,steady}$ may also be approximated from the temperature dependent on-state curves of the device in Figures 1 – 3, provided that a 50 % increase is given.

Symbol	Devenueten	,		
	Parameter	Range	Typical	Units
C _G	Gate Capacitor, External	5 – 20	10	nF
R _{cg}	Damping Resistor of Gate Capacitor	0.5 – 2.0	1.0	Ω
R _{ch}	Charging Resistor	500 – 10k	1k	Ω
R _{G(EXT)}	Gate Resistor, External	0.5 – 10	2.0	Ω
R _{G(INT-ON)}	Gate Resistance, Internal, On-State	0.05 – 0.2	0.13	Ω
D _{RG}	Schottky Diode of Gate Resistor			



B:5: Optional Gate Current Boost Network

An optional output totem-pole network may be attached to the IX2204 output pins as shown in Figure 23 using either silicon BJTs (shown) or MOSFETs. This configuration allows the IX2204 to directly drive the BJT bases or MOSFET gates and not supply the full peak and steady state gate current entering the SJT gate. The primary gate current delivery device is transferred to the discrete components which have higher power dissipation ratings than the IX2204.

B:6: Voltage Supply Isolation

The DC/DC supply voltage converters are suggested to provide isolation at a minimum of twice the working V_{DS} on the SJT transistor during off-state to provide adequate protection to circuitry external to the gate drive circuit. Suggested DC/DC converters have an isolation of 3.0 kV or greater. Alternatively, DC/DC converter galvanic isolation may be bypassed and direct connection of variable voltage supplies may be done, this may be convenient during testing and prototyping but carries risk and is not suggested for extended usage.




Figure 25: Typical DC/DC converter configuration

B:7: Signal Isolation

The gate supply signal is suggested to be isolated to twice the working V_{DS} on the SJT during off-state to provide adequate protection to circuitry external to the gate drive circuit. This may be done using opto or galvanic isolation techniques.

B:8: Additional Features

The IX2204 has additional functionality available which is unused in the given configuration. Desaturation detection and fault status monitoring may be implemented by un-grounding the DESAT, BLANK, and TRISTATE pins and configuring them as recommended in the IX2204 datasheet, available from IXYS. Active miller clamping is also available on other gate drive ICs which may also be desired in some SJT switching applications but is not required, refer to specific gate drive IC datasheets for more information.

C: Alternative Gate Drive ICs

The SJT transistor may be driven similarly to silicon IGBTs or MOSFETs in which a gate driver IC is used to supply positive gate current peaks to the device at turn-on and negative current peaks at turn-off. Table 4 features a partial list of alternative gate drive ICs which may be used; specific product information should be obtained from the individual product manufacturers.

Table 4: Additional Commercial Gate Drivers Compatible with GA20JT12-263

	Features							
Manufacturer	Part Number	Optical Signal Isolation	Desaturation Detection	Active Miller Gate Clamping ³	High Side Capability	Number of Outputs		
Avago Tech.	HCPL-316J	✓	✓	-	✓	1		
Avago Tech.	HCPL-322J	\checkmark	✓	✓	✓	1		
IXYS	IXD_604	-	-	_	✓	2		
IXYS	IXD_614	-	-	-	✓	1		
Micrel	MIC4452YN	-	-	-	✓	1		
Microsemi	LX4510	-	-	-	✓	1		
Texas Instruments	UCC27322	-	_	_	✓	1		


³ – Active Miller Gate Clamping recommended for V_{EE} = GND switching applications as SJT and/or output BJT secondary gate discharge path.



Section VI: Package Dimensions:

TO-263

PACKAGE OUTLINE



NOTE

1. CONTROLLED DIMENSION IS INCH. DIMENSION IN BRACKET IS MILLIMETER.

2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS

Revision History						
Date Revision Comments Supersedes						
2014/08/25	0	Initial release				

Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155 Dulles, VA 20166

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice.

GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

GeneSiC

Section VII: SPICE Model Parameters

This is a secure document. Please copy this code from the SPICE model PDF file on our website (http://www.genesicsemi.com/images/products_sic/sjt/GA20JT12-263_SPICE.pdf) into LTSPICE (version 4) software for simulation of the GA20JT12-263.

```
*
     MODEL OF GeneSiC Semiconductor Inc.
*
     $Revision:
*
                   2.0
                                  $
*
     $Date: 25-AUG-2014
                                  Ś
*
*
     GeneSiC Semiconductor Inc.
*
     43670 Trade Center Place Ste. 155
*
     Dulles, VA 20166
*
*
     COPYRIGHT (C) 2014 GeneSiC Semiconductor Inc.
*
     ALL RIGHTS RESERVED
*
* These models are provided "AS IS, WHERE IS, AND WITH NO WARRANTY
* OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED
* TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
* PARTICULAR PURPOSE."
* Models accurate up to 2 times rated drain current.
.model GA20JT12 NPN
+ IS
           5.00E-47
+ ISE
           1.26E-28
+ EG
           3.23
+ BF
           78
+ BR
           0.55
           5000
+ IKF
+ NF
           1
           2
+ NE
+ RB
          3.09
+ IRB
           0.006
+ RBM
           0.101
           0.005
+ RE
+ RC
           0.050
+ CJC
           752.4E-12
+ VJC
           3.17
+ MJC
           0.480
           3.014E-09
+ CJE
           3.568
+ VJE
           0.538
+ MJE
+ XTI
           3
+ XTB
           -1.5
           8.500E-3
+ TRC1
          1200
+ VCEO
+ ICRATING 20
+ MFG
       GeneSiC Semiconductor
* End of GA20JT12 SPICE Model
```