

a-Si TFT LCD Single Chip Driver 132RGBx162 Resolution and 262K color

Specification

Preliminary

Version: V2.00

Document No.: GC9102DS_V200.pdf

1. Introduction	5
2. Features	6
3. Block Diagram	8
3.1. Block diagram	8
3.2. Pin Descriptions	9
3.3. PAD coordinates	13
4. Interface setting	19
4.1. MCU interfaces	19
4.1.1. MCU interface selection	19
4.1.2. 8080 Series Parallel Interface	20
4.1.3. Write Cycle Sequence	21
4.1.4. Read Cycle Sequence	22
4.1.5. 6800 Series Parallel Interface	23
4.1.6. Write Cycle Sequence	24
4.1.7. Read Cycle Sequence	25
4.1.8. Serial Interface	26
4.1.9. Write Cycle Sequence	26
4.1.10. Read Cycle Sequence	28
4.1.11. Data Transfer Break and Recovery	31
4.1.12. Data Transfer Pause	33
4.1.13. Serial Interface Pause (3_wire)	34
4.1.14. Parallel Interface Pause	34
4.1.15. Data Transfer Mode	34
4.1.16. Data Transfer Method 1	34
4.1.17. Data Transfer Method 2	35
4.2. Display Data Format	36
4.2.1. 3-line Serial Interface	36
4.2.2. 4-line Serial Interface	38
4.2.3. 8-bit Parallel MCU Interface	40
4.2.4. 9-bit Parallel MCU Interface	42
4.2.5. 16-bit Parallel MCU Interface	43
4.2.6. 18-bit Parallel MCU Interface	46
5. Function Description	49
5.1. Display data GRAM mapping	49
5.1.1. 132RGBx162 resolution (GM = "00")	49
5.1.2. 132RGBx132 resolution (GM = "01")	50
5.1.3. 128RGBx160 resolution (GM = "11")	51
5.2. Address Counter (AC) of GRAM	52
5.2.1 132RGBx162 (GM == '00')	54
5.2.1. 132RGBx132 (GM == '01')	55
5.2.2. 128RGBx160 (GM == '11')	56
5.2.3. Frame Data Write Direction According to the MADCTL Parameters (MV, MX and MY)	

5.3.	GRAM to display address mapping	59
5.3.1.	Normal display on or partial mode on, vertical scroll off.....	59
5.3.2.	Vertical scroll display mode	60
5.4.	Tearing effect output line.....	64
5.4.1.	Tearing effect line modes	64
5.4.2.	Tearing effect line timing	64
5.5.	Source driver	66
5.6.	Gate driver.....	66
5.7.	LCD power generation circuit.....	67
5.7.1.	Power supply circuit	67
5.7.2.	LCD power generation scheme	68
5.8.	Gamma Correction	69
5.9.	Power Level Definition	75
5.9.1.	Power Levels	75
5.9.2.	Power Flow Chart.....	76
6.	Command	77
6.1.	Command List.....	77
6.2.	Description of Level 1 Command	82
6.2.1.	Read display identification information 1 (00h).....	82
6.2.2.	Software Reset (01h).....	84
6.2.3.	Read display identification information 2 (04h).....	85
6.2.4.	Read Display Status (09h).....	87
6.2.5.	Read Display Power Mode (0Ah)	89
6.2.6.	Read Display MADCTL (0Bh)	91
6.2.7.	Read Display Pixel Format (0Ch)	93
6.2.8.	Read Display Image Format (0Dh)	94
6.2.9.	Read Display Signal Mode (0Eh).....	96
6.2.10.	Read Display Self-Diagnostic Result (0Fh)	98
6.2.11.	Sleep In (10h).....	99
6.2.12.	Sleep Out (11h)	101
6.2.13.	Partial Mode ON (12h).....	103
6.2.14.	Normal Display Mode ON (13h).....	104
6.2.15.	Display Inversion OFF (20h).....	105
6.2.16.	Display Inversion ON (21h)	107
6.2.17.	Gamma Set (26h).....	108
6.2.18.	Display OFF (28h).....	109
6.2.19.	Display ON (29h)	110
6.2.20.	Column Address Set (2Ah).....	112
6.2.21.	Row Address Set (2Bh).....	114
6.2.22.	Memory Write (2Ch).....	116
6.2.23.	Memory Read (2Eh).....	118
6.2.24.	Partial Area (30h)	120
6.2.25.	Vertical Scrolling Definition (33h).....	123

6.2.26.	Tearing Effect Line OFF (34h)	127
6.2.27.	Tearing Effect Line ON (35h)	128
6.2.28.	Memory Access Ctrl (36h)	130
6.2.29.	Vertical Scrolling Start Address (37h)	133
6.2.30.	Idle Mode OFF (38h)	135
6.2.31.	Idle Mode ON (39h)	136
6.2.32.	COLMOD: Pixel Format Set (3Ah)	138
6.2.33.	Read ID1 (DAh)	140
6.2.34.	Read ID2 (DBh)	142
6.2.35.	Read ID3 (DCh)	144
6.3.	Description of Level 2 Command	146
6.3.1.	Inter register enable 1 (FEh).....	147
6.3.2.	Inter register enable 2 (EFh).....	148
6.3.3.	Frame Rate (A3h).....	149
6.3.4.	Display Inversion Control (E1h)	错误!未定义书签。
6.3.5.	Power Control 1 (A4h)	150
6.3.6.	Power Control 2 (EDh).....	152
6.3.7.	Power Control 3 (FDh).....	154
6.3.8.	Power Control 4 (FFh)	156
6.3.9.	SET_GAMMA1 (F0h)	158
6.3.10.	SET_GAMMA2 (F1h)	159
6.3.11.	SET_GAMMA3 (F2h)	160
6.3.12.	SET_GAMMA4 (F3h)	161
6.3.13.	SET_GAMMA5 (F4h)	162
6.3.14.	SET_GAMMA6 (F5h)	163
6.3.15.	SET_GAMMA7(F7h)	164
6.3.16.	SET_GAMMA8(F8h)	165
6.3.17.	SET_GAMMA9(F9h)	166
6.3.18.	SET_GAMMA10(FAh).....	167
6.3.19.	SET_GAMMA11(FBh).....	168
6.3.20.	SET_GAMMA12 (FCh).....	169
7.	Electrical Characteristics	170
7.1.	Absolute Maximum Ratings.....	170
7.2.	DC Characteristics.....	171
7.3.	AC Characteristics.....	173
7.3.1.	Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080)	173
7.3.2.	Display Parallel 18/16/9/8-bit Interface Timing Characteristics (6800).....	175
7.3.3.	Display Serial Interface Timing Characteristics (3-line SPI system)	177
7.3.4.	Display Serial Interface Timing Characteristics (4-line SPI system)	178
8.	Revision History.....	179

1. Introduction

The GC9102 is a 262,144-color single-chip SOC driver for a-TFT liquid crystal display with resolution of 132RGBx162dots, comprising a 396-channel source driver, a 162-channel gate driver, 48,114 bytes GRAM for graphic display data of 132RGBx162 dots, and power supply circuit.

The GC9102 supports parallel 8-/9-/16-/18-bit data bus MCU interface, 6-/16-/18-bit data bus RGB interface and 3-/4-line serial peripheral interface (SPI). The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

The GC9102 can operate with 1.65V ~ 3.3V I/O interface voltage and an incorporated voltage follower circuit to generate voltage levels for driving an LCD. GC9102 supports full color, 8-color display mode and sleep mode for precise power control by software and these features make the GC9102 an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.


2. Features

- ◆ No need for external electronic component.
- ◆ Display resolution: [132xRGB](H) x 162(V)
- ◆ Output:
 - ✧ 396 source outputs
 - ✧ 162 gate outputs
 - ✧ Common electrode output (VCOM)
- ◆ a-TFT LCD driver with on-chip full display RAM: 48,114 bytes
- ◆ System Interface
 - ✧ 8-bits, 9-bits, 16-bits, 18-bits interface with 8080/6800 series MCU
 - ✧ 3-line / 4-line serial interface
- ◆ Display mode:
 - ✧ Full color mode (Idle mode OFF): 262K-color (selectable color depth mode by software)
 - ✧ Reduce color mode (Idle mode ON): 8-color
- ◆ Power saving mode:
 - ✧ Sleep mode
- ◆ On chip functions:
 - ✧ VCOM generator and adjustment
 - ✧ Timing generator
 - ✧ Oscillator
 - ✧ DC/DC converter
 - ✧ Line/frame inversion
- ◆ Low -power consumption architecture
 - ✧ Low operating power supplies:
 - VDDI = 1.65V ~ 3.3V (logic)
 - VDD = 2.5V ~ 3.3V (analog)
- ◆ LCD Voltage drive:
 - ✧ Source/VCOM power supply voltage
 - AVDD - GND = 4.5V ~ 5.5V
 - VCL - GND = -1.5V ~ -3.0V
 - ✧ Gate driver output voltage
 - VGH - GND = 10.0V ~ 20.0V
 - VGL - GND = -5.0V ~ -15.0V
 - VGH - VGL \leq 32V
 - ✧ VCOM driver output voltage
 - VCOMH = 3.0V ~ (AVDD - 0.5)V
 - VCOML = (VCL+0.5)V ~ 0V
 - VCOMH - VCOML \leq 6.0V

-
- ◆ Operate temperature range: -40°C to 85°C
 - ◆ a-Si TFT LCD storage capacitor : Cst on Common structure only

3. Block Diagram

3.1. Block diagram



3.2. Pin Descriptions

Power Supply Pins			
Pin Name	I/O	Type	Descriptions
VDD	i	Power	Power supply for analog, digital system and booster circuit
VDDI	I	Power	Low voltage power supply for interface logic circuits(1.65~3.3V)
DGND	I	Digital Ground	System ground level for logic blocks and I/O circuit
AGND	I	Analog Ground	System ground level for analog blocks and booster circuit.

Interface Logic Signals																														
Pin Name	I/O	Type	Descriptions																											
P68	I	(VDDI/DGND)	8080/6800 MCU Interface mode selection. P68='1': select 6800-MCU parallel interface P68='0': select 8080-MCU parallel interface If not used, please fix this pin at GND level.																											
IM2	I	(VDDI/DGND)	MCU Parallel interface bus and Serial interface select - IM2='1':Parallel Interface - IM2='0':Serial Interface																											
IM1,IM0	I	(VDDI/DGND)	-Select the MCU interface mode <table border="1" data-bbox="678 1131 1305 1444"> <thead> <tr> <th rowspan="2">IM1</th> <th rowspan="2">IM0</th> <th rowspan="2">MCU-Interface</th> <th colspan="2">Pins in use</th> </tr> <tr> <th>Register/Content</th> <th>GRAM</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>MCU 8-bit bus interface</td> <td>D[7:0]</td> <td>D[7:0]</td> </tr> <tr> <td>0</td> <td>1</td> <td>MCU 16-bit bus interface</td> <td>D[7:0]</td> <td>D[15:0]</td> </tr> <tr> <td>1</td> <td>0</td> <td>MCU 9-bit bus interface</td> <td>D[7:0]</td> <td>D[8:0]</td> </tr> <tr> <td>1</td> <td>1</td> <td>MCU 18-bit bus interface</td> <td>D[7:0]</td> <td>D[17:0]</td> </tr> </tbody> </table> *:Fix this pin at VDDI or DGND.	IM1	IM0	MCU-Interface	Pins in use		Register/Content	GRAM	0	0	MCU 8-bit bus interface	D[7:0]	D[7:0]	0	1	MCU 16-bit bus interface	D[7:0]	D[15:0]	1	0	MCU 9-bit bus interface	D[7:0]	D[8:0]	1	1	MCU 18-bit bus interface	D[7:0]	D[17:0]
IM1	IM0	MCU-Interface	Pins in use																											
			Register/Content	GRAM																										
0	0	MCU 8-bit bus interface	D[7:0]	D[7:0]																										
0	1	MCU 16-bit bus interface	D[7:0]	D[15:0]																										
1	0	MCU 9-bit bus interface	D[7:0]	D[8:0]																										
1	1	MCU 18-bit bus interface	D[7:0]	D[17:0]																										
SPIW4	I	(VDDI/DGND)	SPI interface selection pin SPI4W='0': 3-wire SPI. (default) SPI4W='1': 4-wire SPI. This pin is internal pull low.																											
RESX	I	MCU (VDDI/DGND)	This signal will reset the device and must be applied to properly initialize the chip. Signal is active low.																											
EXTC	I	MCU (VDDI/DGND)	Extended command set enable. Low: extended command set is discarded. High: extended command set is accepted. Please connect EXTC to VDDI to read/write extended registers																											
CSX	I	MCU (VDDI/DGND)	Chip select input pin ("Low" enable). This pin can be permanently fixed "Low" in MPU interface mode only. *note1,2																											

D/CX (SCL)	I	MCU (VDDI/DGND)	<p>This pin is used to select "Data or Command" in the parallel interface. When DCX='1', data is selected. When DCX='0', command is selected.</p> <p>This pin is used serial interface clock in 3-wire 9-bit/4-write 8-bit serial data interface. If not used, this pin should be connected to VDDI or DGND.</p>																
RDX (E)	I	MCU (VDDI/DGND)	<p>8080 system (RDX): Serves as a read signal and MCU read data at the rising edge. 6800 system (RDX): servers as a operation pin and MCU read/write data at the falling edge Fix to VDDI level when not in use</p>																
WRX (R/WX) (D/CX)	I	MCU (VDDI/DGND)	<p>8080 system (WRX): Serves as a write signal and writes data at the rising edge. 6800 system (R/WX): Serves as read signal at high level and read signal at low level. 4-write 8-bit serial data interface: serves as D/CX(data/command selection). Fix to VDDI level when not in use.</p>																
D[17:1] D0/SDIO	I/O	MCU (VDDI/DGND)	<p>18-bit parallel bi-directional data bus for MCU system and D0 is also the serial input/output signal in SPI interface mode. Fix to DGND level when not in use</p>																
GM[1:0]	I	(VDDI/DGND)	<p>Panel Resolution selection pins</p> <table border="1"> <thead> <tr> <th>GM1</th> <th>GM0</th> <th>Resolution selection</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>132RGB x 162 (S1~S396 & G1~G162 output)</td> </tr> <tr> <td>0</td> <td>1</td> <td>132RGB x 132 (S1~S396 & G1~G132 Output)</td> </tr> <tr> <td>1</td> <td>1</td> <td>128RGB x 160 (S7~S390 & G2~G161 output)</td> </tr> <tr> <td></td> <td></td> <td></td> </tr> </tbody> </table>	GM1	GM0	Resolution selection	0	0	132RGB x 162 (S1~S396 & G1~G162 output)	0	1	132RGB x 132 (S1~S396 & G1~G132 Output)	1	1	128RGB x 160 (S7~S390 & G2~G161 output)				
GM1	GM0	Resolution selection																	
0	0	132RGB x 162 (S1~S396 & G1~G162 output)																	
0	1	132RGB x 132 (S1~S396 & G1~G132 Output)																	
1	1	128RGB x 160 (S7~S390 & G2~G161 output)																	
TE	O	MCU (VDDI/DGND)	<p>Tearing effect output pin to synchronize MPU to frame writing, activated by S/W command. When this pin is not activated, this pin is low. If not used, open this pin.</p>																
SRGB	I	(VDDI/DGND)	<p>RGB Direction Select H/W Pin for Color Filter Setting.</p> <table border="1"> <thead> <tr> <th>SRGB</th> <th>RGB Arrangement</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>S1, S2, S3 Filter Order = 'R', 'G', 'B'</td> </tr> <tr> <td>1</td> <td>S1, S2, S3 Filter Order = 'B', 'G', 'R'</td> </tr> </tbody> </table>	SRGB	RGB Arrangement	0	S1, S2, S3 Filter Order = 'R', 'G', 'B'	1	S1, S2, S3 Filter Order = 'B', 'G', 'R'										
SRGB	RGB Arrangement																		
0	S1, S2, S3 Filter Order = 'R', 'G', 'B'																		
1	S1, S2, S3 Filter Order = 'B', 'G', 'R'																		
SMX	I	(VDDI/DGND)	<p>Module Source Output Direction H/W Selection Pin.</p> <table border="1"> <thead> <tr> <th>SMX</th> <th colspan="3">Scanning direction of source output</th> </tr> <tr> <td></td> <th>GM='00'</th> <th>GM='01'</th> <th>GM='11'</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>S1 -> S396</td> <td>S1 -> S396</td> <td>S7 -> S390</td> </tr> <tr> <td>1</td> <td>S396 -> S1</td> <td>S396 -> S1</td> <td>S390 -> S7</td> </tr> </tbody> </table>	SMX	Scanning direction of source output				GM='00'	GM='01'	GM='11'	0	S1 -> S396	S1 -> S396	S7 -> S390	1	S396 -> S1	S396 -> S1	S390 -> S7
SMX	Scanning direction of source output																		
	GM='00'	GM='01'	GM='11'																
0	S1 -> S396	S1 -> S396	S7 -> S390																
1	S396 -> S1	S396 -> S1	S390 -> S7																
SMY	I	(VDDI/DGND)	<p>Module Gate Output Direction H/W Selection Pin.</p> <table border="1"> <thead> <tr> <th>SMY</th> <th colspan="3">Scanning direction of gate output</th> </tr> <tr> <td></td> <th>GM='00'</th> <th>GM='01'</th> <th>GM='11'</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>G1 -> G162</td> <td>G1 -> G132</td> <td>G2 -> G161</td> </tr> <tr> <td>1</td> <td>G162 -> G1</td> <td>G132 -> G1</td> <td>G161 -> G2</td> </tr> </tbody> </table>	SMY	Scanning direction of gate output				GM='00'	GM='01'	GM='11'	0	G1 -> G162	G1 -> G132	G2 -> G161	1	G162 -> G1	G132 -> G1	G161 -> G2
SMY	Scanning direction of gate output																		
	GM='00'	GM='01'	GM='11'																
0	G1 -> G162	G1 -> G132	G2 -> G161																
1	G162 -> G1	G132 -> G1	G161 -> G2																
LCM	I	(VDDI/DGND)	<p>Liquid Crystal (LC) Type Selection Pins.</p> <table border="1"> <thead> <tr> <th>LCM</th> <th>Selection of LC Type</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Normally White LC Type</td> </tr> <tr> <td>1</td> <td>Normally Black LC Type</td> </tr> </tbody> </table>	LCM	Selection of LC Type	0	Normally White LC Type	1	Normally Black LC Type										
LCM	Selection of LC Type																		
0	Normally White LC Type																		
1	Normally Black LC Type																		

Note.

1. If CSX is connected to DGND in Parallel interface mode, there will be no abnormal visible effect to the display module. Also there will be no restriction on using

the Parallel Read/Write protocols, Power On/Off Sequences or other functions. Furthermore there will be no influence to the Power Consumption of the display module.

2. When CSX='1', there is no influence to the parallel and serial interface.

LCD Driver Input/Output Pins			
Pin Name	I/O	Type	Descriptions
S396~S1	O	Source	Source output signals. Leave the pin to open when not in use.
G162~G1	O	Gate	Gate output signals. Leave the pin to open when not in use.
AVDD	O	Power	Output voltage of 1 st step up circuit (2*VDD).Input voltage to 2 nd step up circuit. Generated power output pad for source driver block.
VGH	O	Power	Power supply for the gate driver. Adjust the VGH level with the BT[2:0] bits.
VGL	O	Power	Power supply for the gate driver. Adjust the VGL level with the BT[2:0] bits.
VCL	O	Power	Power supply for VCOML. VCL=0--VDD
GVDD	O		High reference voltage for grayscale voltage generator. Internal register can be used to adjust the voltage.
VCOM	O		Power supply pad for the TFT-display counter electrode. Charge recycling method is used with VDD and AGND voltage. Connect this pad to the TFT-display counter electrode.
VDDIO	O		VDDI voltage output level for monitoring
DGND0	O		DGND voltage output level for monitoring

Test Pins			
Pin Name	I/O	Type	Descriptions
TEST2P TEST1P	I	Digital Ground	These test pins for driver vender test used Please connect these pins to DGND
TESTOP[8:1]	O	Open	These test pins for driver vender test used Please leave these pins open
DUMMYR	-	Open	These pins are dummy. During normal operation, leave these pads open.
DUMMY	-	Open	Input pads used only for test purpose at IC-side. During normal operation, leave these pads open.

Liquid crystal power supply specifications Table

No.	Item	Description	
1	TFT Source Driver	396 pins (132*RGB)	
2	TFT Gate Driver	162 pins	
3	TFT Display's Capacitor Structure	Cst structure only (Cs on Common)	
4	Liquid Crystal Drive Output	S1~S396	V0~V63 grayscales
		G1~G162	VGH-VGL
		VCOM	VCOMH-VCOML :Amplitude = electronic volumes
5	Input Voltage	VDDI	1.65~3.30V
		VDD	2.50~3.30V
6	Liquid Crystal Drive Voltages	AVDD	4.5~5.5V
		VGH	10.0~20.0V
		VGL	-5.0~-15.0V
		VCL	-1.9~-3.0V
		VGH-VGL	Max. 32.0V
7	Internal Step-up Circuits	AVDD	VDD*2
		VGH	VDD*6
		VGL	VDD*-6
		VCL	VDD*-1

3.3. PAD coordinates

No.	Pad name	X	Y
1	Dummy	-4750.0	-231.0
2	VDDIO	-4700.0	-231.0
3	EXTC	-4650.0	-231.0
4	DGND0	-4600.0	-231.0
5	IM<0>	-4550.0	-231.0
6	VDDIO	-4500.0	-231.0
7	IM<1>	-4450.0	-231.0
8	DGND0	-4400.0	-231.0
9	P68	-4350.0	-231.0
10	VDDIO	-4300.0	-231.0
11	Dummy	-4250.0	-231.0
12	DGND0	-4200.0	-231.0
13	Dummy	-4150.0	-231.0
14	VDDIO	-4100.0	-231.0
15	SRGB	-4050.0	-231.0
16	DGND0	-4000.0	-231.0
17	SMX	-3950.0	-231.0
18	VDDIO	-3900.0	-231.0
19	SMY	-3850.0	-231.0
20	DGND0	-3800.0	-231.0
21	Dummy	-3750.0	-231.0
22	VDDIO	-3700.0	-231.0
23	Dummy	-3650.0	-231.0
24	DGND0	-3600.0	-231.0
25	Dummy	-3550.0	-231.0
26	VDDIO	-3500.0	-231.0
27	Dummy	-3450.0	-231.0
28	DGND0	-3400.0	-231.0
29	Dummy	-3350.0	-231.0
30	VDDIO	-3300.0	-231.0
31	LCM	-3250.0	-231.0
32	DGND0	-3200.0	-231.0
33	DUMMY	-3150.0	-231.0
34	VDDIO	-3100.0	-231.0
35	Dummy	-3050.0	-231.0
36	DGND0	-3000.0	-231.0
37	GM<1>	-2950.0	-231.0
38	VDDIO	-2900.0	-231.0
39	GM<0>	-2850.0	-231.0
40	DGND0	-2800.0	-231.0
41	Dummy	-2750.0	-231.0
42	DUMMY	-2700.0	-231.0
43	SP14W	-2650.0	-231.0
44	VDDIO	-2600.0	-231.0
45	TESTOP[8]	-2550.0	-231.0
46	TESTOP[7]	-2500.0	-231.0
47	TESTOP[6]	-2450.0	-231.0
48	TESTOP[5]	-2400.0	-231.0
49	TESTOP[4]	-2350.0	-231.0
50	OSC	-2300.0	-231.0

51	VDD	-2250.0	-231.0
52	VDD	-2200.0	-231.0
53	VDD	-2150.0	-231.0
54	VDD	-2100.0	-231.0
55	VDD	-2050.0	-231.0
56	VDD	-2000.0	-231.0
57	AGND	-1950.0	-231.0
58	AGND	-1900.0	-231.0
59	AGND	-1850.0	-231.0
60	AGND	-1800.0	-231.0
61	AGND	-1750.0	-231.0
62	AGND	-1700.0	-231.0
63	RD	-1630.0	-231.0
64	DCX	-1570.0	-231.0
65	TESEL	-1510.0	-231.0
66	DGND0	-1450.0	-231.0
67	D<17>	-1390.0	-231.0
68	D<16>	-1330.0	-231.0
69	D<15>	-1270.0	-231.0
70	D<14>	-1210.0	-231.0
71	D<13>	-1150.0	-231.0
72	D<12>	-1090.0	-231.0
73	D<11>	-1030.0	-231.0
74	D<10>	-970.0	-231.0
75	D<9>	-910.0	-231.0
76	D<8>	-850.0	-231.0
77	D<1>	-790.0	-231.0
78	D<3>	-730.0	-231.0
79	D<5>	-670.0	-231.0
80	D<7>	-610.0	-231.0
81	TE	-550.0	-231.0
82	RESX	-490.0	-231.0
83	CS	-430.0	-231.0
84	D<6>	-370.0	-231.0
85	D<4>	-310.0	-231.0
86	D<2>	-250.0	-231.0
87	IM<2>	-190.0	-231.0
88	D<0>	-130.0	-231.0
89	WR	-70.0	-231.0
90	Dummy	0.0	-231.0
91	Dummy	50.0	-231.0
92	Dummy	100.0	-231.0
93	Dummy	150.0	-231.0
94	TESTOP[3]	200.0	-231.0
95	TESTOP[2]	250.0	-231.0
96	TESTOP[1]	300.0	-231.0
97	DGND	350.0	-231.0
98	DGND	400.0	-231.0
99	DGND	450.0	-231.0
100	DGND	500.0	-231.0
51	VDD	-2250.0	-231.0

No.	Pad name	X	Y
101	DGND	550.0	-231.0
102	DGND	600.0	-231.0
103	VDDI	650.0	-231.0
104	VDDI	700.0	-231.0
105	VDDI	750.0	-231.0
106	VDDI	800.0	-231.0
107	VDDI	850.0	-231.0
108	VDDI	900.0	-231.0
109	VPP	950.0	-231.0
110	VPP	1000.0	-231.0
111	VPP	1050.0	-231.0
112	GVDD	1100.0	-231.0
113	GVDD	1150.0	-231.0
114	GVDD	1200.0	-231.0
115	VCC	1250.0	-231.0
116	Dummy	1300.0	-231.0
117	Dummy	1350.0	-231.0
118	DUMMY	1400.0	-231.0
119	Dummy	1450.0	-231.0
120	AVDD	1500.0	-231.0
121	AVDD	1550.0	-231.0
122	AVDD	1600.0	-231.0
123	AVDD	1650.0	-231.0
124	AVDD	1700.0	-231.0
125	Dummy	1750.0	-231.0
126	Dummy	1800.0	-231.0
127	Dummy	1850.0	-231.0
128	Dummy	1900.0	-231.0
129	Dummy	1950.0	-231.0
130	Dummy	2000.0	-231.0
131	Dummy	2050.0	-231.0
132	Dummy	2100.0	-231.0
133	Dummy	2150.0	-231.0
134	Dummy	2200.0	-231.0
135	Dummy	2250.0	-231.0
136	Dummy	2300.0	-231.0
137	Dummy	2350.0	-231.0
138	Dummy	2400.0	-231.0
139	Dummy	2450.0	-231.0
140	Dummy	2500.0	-231.0
141	Dummy	2550.0	-231.0
142	Dummy	2600.0	-231.0
143	Dummy	2650.0	-231.0
144	Dummy	2700.0	-231.0
145	Dummy	2750.0	-231.0
146	AGND	2800.0	-231.0
147	AGND	2850.0	-231.0
148	AGND	2900.0	-231.0
149	VCL(AVCL)	2950.0	-231.0
150	VCL(AVCL)	3000.0	-231.0

No.	Pad name	X	Y
151	VCL(AVCL)	3050.0	-231.0
152	Dummy	3100.0	-231.0
153	Dummy	3150.0	-231.0
154	Dummy	3200.0	-231.0
155	Dummy	3250.0	-231.0
156	Dummy	3300.0	-231.0
157	Dummy	3350.0	-231.0
158	Dummy	3400.0	-231.0
159	Dummy	3450.0	-231.0
160	Dummy	3500.0	-231.0
161	Dummy	3550.0	-231.0
162	Dummy	3600.0	-231.0
163	Dummy	3650.0	-231.0
164	Dummy	3700.0	-231.0
165	Dummy	3750.0	-231.0
166	Dummy	3800.0	-231.0
167	Dummy	3850.0	-231.0
168	Dummy	3900.0	-231.0
169	Dummy	3950.0	-231.0
170	VGL	4000.0	-231.0
171	VGL	4050.0	-231.0
172	VGL	4100.0	-231.0
173	VGH	4150.0	-231.0
174	VGH(DUMMY)	4200.0	-231.0
175	VGH(DUMMY)	4250.0	-231.0
176	VCOMH(DUMMY)	4300.0	-231.0
177	VCOMH(DUMMY)	4350.0	-231.0
178	VCOMH(DUMMY)	4400.0	-231.0
179	VCOML(VCL)	4450.0	-231.0
180	VCOML(VCL)	4500.0	-231.0
181	VCOMLVCL	4550.0	-231.0
182	VCOM	4600.0	-231.0
183	VCOM	4650.0	-231.0
184	VCOM	4700.0	-231.0
185	Dummy	4750.0	-231.0
186	Dummy	4772.0	110.0
187	Dummy	4756.0	227.0
188	G<162>	4740.0	110.0
189	G<160>	4724.0	227.0
190	G<158>	4708.0	110.0
191	G<156>	4692.0	227.0
192	G<154>	4676.0	110.0
193	G<152>	4660.0	227.0
194	G<150>	4644.0	110.0
195	G<148>	4628.0	227.0
196	G<146>	4612.0	110.0
197	G<144>	4596.0	227.0
198	G<142>	4580.0	110.0
199	G<140>	4564.0	227.0
200	G<138>	4548.0	110.0

BUMP Size

<p>Input Pad</p>																																					
	<table border="1"> <thead> <tr> <th>Item</th> <th>Symbol</th> <th>Size</th> </tr> </thead> <tbody> <tr> <td>Bump Pitch 1</td> <td>A1</td> <td>72.5 um</td> </tr> <tr> <td>Bump Pitch 2</td> <td>A2</td> <td>60 um</td> </tr> <tr> <td>Bump Width 1</td> <td>C1</td> <td>38 um</td> </tr> <tr> <td>Bump Width 2</td> <td>C2</td> <td>33 um</td> </tr> <tr> <td>Bump Height</td> <td>H</td> <td>88 um</td> </tr> <tr> <td>Bump Gap</td> <td>K</td> <td>17 um</td> </tr> <tr> <td>Bump Gap1</td> <td>K1</td> <td>22 um</td> </tr> <tr> <td>Bump Gap2</td> <td>K2</td> <td>34.5 um</td> </tr> <tr> <td>Bump Area 1</td> <td>C1 X H</td> <td>3344 um²</td> </tr> <tr> <td>Bump Area 2</td> <td>C2 X H</td> <td>2904 um²</td> </tr> <tr> <td>Chip Boundary(Include Scribe Lane)</td> <td>L</td> <td>60 um</td> </tr> </tbody> </table>	Item	Symbol	Size	Bump Pitch 1	A1	72.5 um	Bump Pitch 2	A2	60 um	Bump Width 1	C1	38 um	Bump Width 2	C2	33 um	Bump Height	H	88 um	Bump Gap	K	17 um	Bump Gap1	K1	22 um	Bump Gap2	K2	34.5 um	Bump Area 1	C1 X H	3344 um ²	Bump Area 2	C2 X H	2904 um ²	Chip Boundary(Include Scribe Lane)	L	60 um
Item	Symbol	Size																																			
Bump Pitch 1	A1	72.5 um																																			
Bump Pitch 2	A2	60 um																																			
Bump Width 1	C1	38 um																																			
Bump Width 2	C2	33 um																																			
Bump Height	H	88 um																																			
Bump Gap	K	17 um																																			
Bump Gap1	K1	22 um																																			
Bump Gap2	K2	34.5 um																																			
Bump Area 1	C1 X H	3344 um ²																																			
Bump Area 2	C2 X H	2904 um ²																																			
Chip Boundary(Include Scribe Lane)	L	60 um																																			
<p>Output Pad</p>																																					
	<table border="1"> <thead> <tr> <th>Item</th> <th>Symbol</th> <th>Size</th> </tr> </thead> <tbody> <tr> <td>Bump Pitch</td> <td>A</td> <td>16 um</td> </tr> <tr> <td>Bump Width</td> <td>C</td> <td>16 um</td> </tr> <tr> <td>Bump Height</td> <td>H</td> <td>98 um</td> </tr> <tr> <td>Bump Gap1 (Vertical)</td> <td>J</td> <td>19 um</td> </tr> <tr> <td>Bump Gap2 (Horizontal)</td> <td>K</td> <td>16 um</td> </tr> <tr> <td>Bump Area</td> <td>C x H</td> <td>1568 um²</td> </tr> <tr> <td>Chip Boundary (Include Scribe Lane)</td> <td>L</td> <td>59 um</td> </tr> </tbody> </table>	Item	Symbol	Size	Bump Pitch	A	16 um	Bump Width	C	16 um	Bump Height	H	98 um	Bump Gap1 (Vertical)	J	19 um	Bump Gap2 (Horizontal)	K	16 um	Bump Area	C x H	1568 um ²	Chip Boundary (Include Scribe Lane)	L	59 um												
Item	Symbol	Size																																			
Bump Pitch	A	16 um																																			
Bump Width	C	16 um																																			
Bump Height	H	98 um																																			
Bump Gap1 (Vertical)	J	19 um																																			
Bump Gap2 (Horizontal)	K	16 um																																			
Bump Area	C x H	1568 um ²																																			
Chip Boundary (Include Scribe Lane)	L	59 um																																			

Chip Size: 10080um x 670um


Chip thickness: 280um(typ.)

Pad Location: Pad Center.


Coordinate Origin: Chip center

Au bump height: 12um(typ.)



Alignment Marks



Alignment Mark:A1



Alignment Mark:A2



4. Interface setting

4.1. MCU interfaces

GC9102 provides the 8-/9-/16-/18-bit parallel system interface for 8080/6800 series, and 3-/4-line serial system interface for serial data input. The input system interface is selected by external pins IM [2:0] and the bit format per pixel color order is selected by IFPF [2:0] bits of 3Ah register.

4.1.1. MCU interface selection

The selection of interface is done by setting external pins P68, IM2, IM1 and IM0 as shown in the following table.

P68	IM2	IM1	IM0	MCU-Interface Mode	Pins in use	
					Register/Content	GRAM
0	1	0	0	8080 MCU 8-bit bus interface	D[7:0]	D[7:0], WRX, RDX, CSX, D/CX
0	1	0	1	8080 MCU 16-bit bus interface	D[7:0]	D[15:0], WRX, RDX, CSX, D/CX
0	1	1	0	8080 MCU 9-bit bus interface	D[7:0]	D[8:0], WRX, RDX, CSX, D/CX
0	1	1	1	8080 MCU 18-bit bus interface	D[7:0]	D[17:0], WRX, RDX, CSX, D/CX
-	0	-	-	serial interface	SCL, SDIO, CSX (D/CX)	
1	1	0	0	6800 MCU 8-bit bus interface	D[7:0]	D[7:0], WRX, RDX, CSX, D/CX
1	1	0	1	6800 MCU 16-bit bus interface	D[7:0]	D[15:0], WRX, RDX, CSX, D/CX
1	1	1	0	6800 MCU 9-bit bus interface	D[7:0]	D[8:0], WRX, RDX, CSX, D/CX
1	0	1	1	6800 MCU 18-bit bus interface	D[7:0]	D[17:0], WRX, RDX, CSX, D/CX
-	0	-	-	serial interface	SCL, SDIO, CSX (D/CX)	

4.1.2. 8080 Series Parallel Interface

GC9102 can be accessed via 8-/9-/16-/18-bit MCU 8080 series parallel interface. The chip select CSX (active low) is used to enable or disable GC9102 chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D [17:0] is parallel data bus.

GC9102 latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D [17:0] bits are commands.

The 8080 series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080 Interface selection is done when P68 pin is low state (DGND level). Interface bus width can be selected by IM2, IM1, IM0.


The selection of 8080 series parallel interface is shown as the table in the following.

P68	IM2	IM1	IM0	MPU-interface	CSX	WRX	RDX	D/CX	Function
0	1	0	0	8-bit parallel	"L"	\uparrow	"H"	"L"	Write command code.
					"L"	"H"	\uparrow	"H"	Read internal status.
					"L"	\uparrow	"H"	"H"	Write parameter or display data.
					"L"	"H"	\uparrow	"H"	Reads parameter or display data.
0	1	0	1	16-bit parallel	"L"	\uparrow	"H"	"L"	Write command code.
					"L"	"H"	\uparrow	"H"	Read internal status.
					"L"	\uparrow	"H"	"H"	Write parameter or display data.
					"L"	"H"	\uparrow	"H"	Reads parameter or display data.
0	1	1	0	9-bit parallel	"L"	\uparrow	"H"	"L"	Write command code.
					"L"	"H"	\uparrow	"H"	Read internal status.
					"L"	\uparrow	"H"	"H"	Write parameter or display data.
					"L"	"H"	\uparrow	"H"	Reads parameter or display data.
0	1	1	1	18-bit parallel	"L"	\uparrow	"H"	"L"	Write command code.
					"L"	"H"	\uparrow	"H"	Read internal status.
					"L"	\uparrow	"H"	"H"	Write parameter or display data.
					"L"	"H"	\uparrow	"H"	Reads parameter or display data.


4.1.3. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.

The following figure shows a write cycle for the 8080 MCU interface.




Note: WRX is an unsynchronized signal (It can be stopped)




4.1.4. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080 MCU interface.



Note: RDX is an unsynchronized signal (It can be stopped).



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.

















4.1.5. 6800 Series Parallel Interface

GC9102 can be accessed via 8-/9-/16-/18-bit MCU 6800 series parallel interface. The chip select CSX (active low) is used to enable or disable GC9102 chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D [17:0] is parallel data bus.

GC9102 latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D [17:0] bits are commands.

The 6800 series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 6800 Interface selection is done when IM3 pin is high state (VDDI level). Interface bus width can be selected by IM [2:0] bits.


The selection of 6800 series parallel interface is shown as the table in the following.

P68	IM2	IM1	IM0	MPU-interface	CSX	R/WX	E	D/CX	Function
1	1	0	0	8-bit parallel	"L"	"L"		"L"	Write command code.
					"L"	"H"		"H"	Read internal status.
					"L"	"L"		"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
1	1	0	1	16-bit parallel	"L"	"L"		"L"	Write command code.
					"L"	"H"		"H"	Read internal status.
					"L"	"L"		"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
1	1	1	0	9-bit parallel	"L"	"L"		"L"	Write command code.
					"L"	"H"		"H"	Read internal status.
					"L"	"L"		"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
1	1	1	1	18-bit parallel	"L"	"L"		"L"	Write command code.
					"L"	"H"		"H"	Read internal status.
					"L"	"L"		"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.


4.1.6. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.

The following figure shows a write cycle for the 6800 MCU interface.




Note: E is an unsynchronized signal (It can be stopped)




4.1.7. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 6800 MCU interface.



Note: E is an unsynchronized signal (It can be stopped).



4.1.8. Serial Interface

The selection of interface is done by IM2 bit. Please refer to the Table in the following.


IM2	SPI4W	MCU-Interface Mode	CSX	D/CX	SCL	Function
0	0	3-line serial interface	"L"	-	↑	Read/Write command, parameter or display data.
0	1	4-line serial interface	"L"	"H/L"	↑	Read/Write command, parameter or display data.

GC9102 supplies 3-lines/ 9-bit and 4-line/8-bit bi-directional serial interfaces for communication between host and GC9102. The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (D0/SDIO). The 4-line serial mode consists of the Data/Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (D0/SDIO) for data transmission. The data bus (D [17:1]), which are not used, must be connected to GND. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.


4.1.9. Write Cycle Sequence

The write mode of the interface means that host writes commands or data to GC9102. The 3-lines serial data packet contains a data/command select bit (D/CX) and a transmission byte. If the D/CX bit is "low", the transmission byte is interpreted as a command byte. If the D/CX bit is "high", the transmission byte is stored as the display data RAM (Memory write command), or command register as parameter.

Any instruction can be sent in any order to GC9102 and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4-line serial interface.




Data Format for 4-line Serial Interface




Host processor drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by GC9102 on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL, the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eight read cycle width. The 3/4-line serial interface writes sequence described in the figure as below.

3-line Serial Interface Protocol





4-line Serial Interface Protocol




4.1.10. Read Cycle Sequence

The read mode of interface means that the host reads register's parameter from GC9102. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. GC9102 latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.

3-wire Serial Interface Protocol




3-wire Serial Protocol (for RDDST command:32-bit read)





4-wire Serial Interface Protocol

4-wire Serial Protocol (for RDID1/RDID2/RDID3/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh command:8-bit read)




4-wire Serial Protocol (for RDDID command:24-bit read)






4.1.11. Data Transfer Break and Recovery


If there is a break in data transmission by RESX pulse, while transferring a command or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select pin (CSX) is activated after RESX have been high state.




If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select pin (CSX) is next activated.



If a two or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than continue to send the remained parameters that was interrupted, then the parameters which had been successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.



If a two or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters which had been successfully sent are stored and the other parameter of that command remains previous value.




4.1.12. Data Transfer Pause


It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select pin (CSX) is released to high state after a whole byte of a frame memory data or multiple parameter data has been completed, then GC9102 will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters(if appropriate) or a new command when the chip select pin is next enabled as shown below.

This applies to the following 4 conditions:


- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter



4.1.13. Serial Interface Pause (3_wire)



4.1.14. Parallel Interface Pause




4.1.15. Data Transfer Mode

GC9102 can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.


4.1.16. Data Transfer Method 1

The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written.



4.1.17. Data Transfer Method 2

Image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.



Note 1: These methods are applied to all data transfer color modes on both serial and parallel interfaces.


Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.

4.2. Display Data Format

GC9102 supplies 18-/16-/9-/8-bit parallel MCU interface with 8080 /6800 series, 3-/4-line serial interface and 6-/16-18-bit parallel RGB interface. The parallel MCU interface and serial interface mode can be selected by external pins IM2, IM1, IM0, P68 and SPI4W.


4.2.1. 3-line Serial Interface

The 3-line/9-bit serial bus interface of GC9102 can be used by setting external pin as IM2 to “0” and SPI4W to “0”. The shown figure is the example of 3-line SPI interface.



In 3-line serial interface, different display data format is available for three color depths supported by the LCM listed below.

- 4k color, RGB 4, 4, 4 -bits input
- 65k colors, RGB 5, 6, 5 -bits input
- 262k colors, RGB 6, 6, 6 -bits input.




Note 1: The pixel data with 12-bit color depth information.

Note 2: The most significant bits are: Rx3, Gx3 and Bx3.

Note 3: The least significant bits are: Rx0, Gx0 and Bx0.

Note 4: '-=' don't care –Can be set "0" or "1".




Note 1: The pixel data with 16-bit color depth information.

Note 2: The most significant bits are: Rx4, Gx5 and Bx4.

Note 3: The least significant bits are: Rx0, Gx0 and Bx0.

Note 4: '-=' don't care –Can be set "0" or "1".



Note 1: The pixel data with 18-bit color depth information.


Note 2: The most significant bits are: Rx5, Gx5 and Bx5.

Note 3: The least significant bits are : Rx0, Gx0 and Bx0.

Note 4: '-=' don't care - Can be set "0" or "1".


4.2.2. 4-line Serial Interface

The 4-line/8-bit serial bus interface of GC9102 can be used by setting external pin as IM2 to “0” and SPI4W to “1”. The shown figure is the example of 4-line SPI interface.




In 4-line serial interface, different display data format is available for two color depths supported by the LCM listed below.


- 4Kk color, RGB 4, 4, 4 -bits input.
- 65k colors, RGB 5, 6, 5 -bits input.
- 262k colors, RGB 6, 6, 6 -bits input.



- Note 1: The pixel data with 12-bit color depth information.
- Note 2: The most significant bits are: Rx3, Gx3 and Bx3.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-' = don't care –Can be set “0” or “1”.




- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-' = don't care –Can be set "0" or "1".



- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-' = don't care –Can be set "0" or "1".

4.2.3. 8-bit Parallel MCU Interface

The 8-bit parallel bus interface of GC9102 can be used by setting external pin as IM [2:0] to “000”. The following shown figure is the example of interface with 8-bits MCU system interface.



Different display data formats are available for three color depths supported by listed below.

- 4K-Color, RGB 4, 4, 4, -bits input data.
- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

4K color: 12-bit/pixel (RGB 4-4-4 bits input)

Two pixel (3 sub-pixels) display data is sent by 3 byte transfers when IFPF [2:0] bits of 3Ah register are set to “011”.

Count	0	1	2	3	4	5	6	...
D/CX	0	1	1	1	1	1	1	...
D7	C7	0R3	0B3	1G3	2R4	2R3	3G3	...
D6	C6	0R2	0B2	1G2	2R3	2R2	3G2	...
D5	C5	0R1	0B1	1G1	2R2	2R1	3G1	...
D4	C4	0R0	0B0	1G0	2R1	2R0	3G0	...
D3	C3	0G3	1R3	1B3	2G3	3R3	3B3	...
D2	C2	0G2	1R2	1B2	2G2	3R2	3B2	...
D1	C1	0G1	1R1	1B1	2G1	3R1	3B1	...
D0	C0	0G0	1R0	1B0	2G0	3R0	3B0	...

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when IFPF [2:0] bits of 3Ah register are set to “101”.

Count	0	1	2	3	4	...
D/CX	0	1	1	1	1	...
D7	C7	0R4	0G2	1R4	1G2	...
D6	C6	0R3	0G1	1R3	1G1	...
D5	C5	0R2	0G0	1R2	1G0	...
D4	C4	0R1	0B4	1R1	1B4	...
D3	C3	0R0	0B3	1R0	1B3	...
D2	C2	0G5	0B2	1G5	1B2	...
D1	C1	0G4	0B1	1G4	1B1	...
D0	C0	0G3	0B0	1G3	1B0	...


262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when IFPF [2:0] bits of 3Ah register are set to “110”.

Count	0	1	2	3	4	5	6	...
D/CX	0	1	1	1	1	1	1	...
D7	C7	0R5	0G5	0B5	1R5	1G5	1B5	...
D6	C6	0R4	0G4	0B4	1R4	1G4	1B4	...
D5	C5	0R3	0G3	0B3	1R3	1G3	1B3	...
D4	C4	0R2	0G2	0B2	1R2	1G2	1B2	...
D3	C3	0R1	0G1	0B1	1R1	1G1	1B1	...
D2	C2	0R0	0G0	0B0	1R0	1G0	1B0	...
D1	C1							...
D0	C0							...

4.2.4. 9-bit Parallel MCU Interface

The 9-bit parallel bus interface of GC9102 can be selected by setting hardware pin IM [2:0] to “010”. The following shown figure is the example of interface with MCU system interface.




262K color: 18-bit/pixel (RGB 6-6-6 bits input)

There is 1 pixel (6 sub-pixels) display data is sent by two transfers, when IFPF [2:0] bits of 3Ah register are set to “110”.

Count	0	1	2	3	4	...
D/CX	0	1	1	1	1	...
D8		0R5	0G2	1R5	1G2	...
D7	C7	0R4	0G1	1R4	1G1	...
D6	C6	0R3	0G0	1R3	1G0	...
D5	C5	0R2	0B5	1R2	1B5	...
D4	C4	0R1	0B4	1R1	1B4	...
D3	C3	0R0	0B3	1R0	1B3	...
D2	C2	0G5	0B2	1G5	1B2	...
D1	C1	0G4	0B1	1G4	1B1	...
D0	C0	0G3	0B0	1G3	1B0	...

4.2.5. 16-bit Parallel MCU Interface

The system 16-bit parallel bus interface of GC9102 can be selected by setting hardware pin IM [2:0] to “001”. The following shown figure is the example of interface with MCU system interface.



Different display data format is available for two colors depth supported by listed below.

- 4K-Color, RGB 4, 4, 4 -bits input data.
- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

4K color: 12-bit/pixel (RGB 4-4-4 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when IFPF [2:0] bits of 3Ah register are set to “011”.

Count	0	1	2	3	...
D/CX	0	1	1	1	...
D15					
D14					
D13					
D12					
D11		0R3	1R3	2R3	...
D10		0R2	1R2	2R2	...
D9		0R1	1R1	2R1	...
D8		0R0	1R0	2R0	...
D7	C7	0G3	1G3	2G3	...
D6	C6	0G2	1G2	2G2	...
D3	C5	0G1	1G1	2G1	...
D4	C4	0G0	1G0	2G0	...
D3	C3	0B3	1B3	2B3	...
D2	C2	0B2	1B2	2B2	...
D1	C1	0B1	1B1	2B1	...
D0	C0	0B0	1B0	2B0	...

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when IFPF [2:0] bits of 3Ah register are set to “101”.

Count	0	1	2	3	...
D/CX	0	1	1	1	...
D15		0R4	1R4	2R4	...
D14		0R3	1R3	2R3	...
D13		0R2	1R2	2R2	...
D12		0R1	1R1	2R1	...
D11		0R0	1R0	2R0	...
D10		0G5	1G5	2G5	...
D9		0G4	1G4	2G4	...
D8		0G3	1G3	2G3	...
D7	C7	0G2	1G2	2G2	...
D6	C6	0G1	1G1	2G1	...
D5	C5	0G0	1G0	2G0	...
D4	C4	0B4	1B4	2B4	...
D3	C3	0B3	1B3	2B3	...
D2	C2	0B2	1B2	2B2	...
D1	C1	0B1	1B1	2B1	...
D0	C0	0B0	1B0	2B0	...


262K color: 18-bit/pixel (RGB 6-6-6 bits input)

Two pixel (3 sub-pixels) display data is sent by 3 transfers when IFPF [2:0] bits of 3Ah register are set to “110”.

Count	0	1	2	3	...
D/CX	0	1	1	1	...
D15		0R5	0B5	1G5	...
D14		0R4	0B4	1G4	...
D13		0R3	0B3	1G3	...
D12		0R2	0B2	1G2	...
D11		0R1	0B1	1G1	...
D10		0R0	0B0	1G0	...
D9					
D8					
D7	C7	0G5	1R5	1B5	...
D6	C6	0G4	1R4	1B4	...
D5	C5	0G3	1R3	1B3	...
D4	C4	0G2	1R2	1B2	...
D3	C3	0G1	1R1	1B1	...
D2	C2	0G0	1R0	1B0	...
D1	C1				
D0	C0				

4.2.6. 18-bit Parallel MCU Interface

The system 18-bit parallel bus interface of GC9102 can be selected by setting hardware pin IM [2:0] to “011”. The following shown figure is the example of interface with MCU system interface.



Different display data format is available for 3 colors depth supported by listed below.

- 4K-Color, RGB 4, 4, 4 -bits input data.
- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

4K color: 12-bit/pixel (RGB 4-4-4 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when IFPF [2:0] bits of 3Ah register are set to “011”.

Count	0	1	2	3	...
D/CX	0	1	1	1	...
D17					
D16					
D15					
D14					
D13					
D12					
D11		0R3	1R3	2R3	...
D10		0R2	1R2	2R2	...
D9		0R1	1R1	2R1	...
D8		0R0	1R0	2R0	...
D7	C7	0G3	1G3	2G3	...
D6	C6	0G2	1G2	2G2	...
D5	C5	0G1	1G1	2G1	...
D4	C4	0G0	1G0	2G0	...
D3	C3	0B3	1B3	2B3	...
D2	C2	0B2	1B2	2B2	...
D1	C1	0B1	1B1	2B1	...
D0	C0	0B0	1B0	2B0	...

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when IFPF [2:0] bits of 3Ah register are set to “101”.

Count	0	1	2	3	...
D/CX	0	1	1	1	...
D17					
D16					
D15		0R4	1R4	2R4	...
D14		0R3	1R3	2R3	...
D13		0R2	1R2	2R2	...
D12		0R1	1R1	2R1	...
D11		0R0	1R0	2R0	...
D10		0G5	1G5	2G5	...
D9		0G4	1G4	2G4	...
D8		0G3	1G3	2G3	...
D7	C7	0G2	1G2	2G2	...
D6	C6	0G1	1G1	2G1	...
D5	C5	0G0	1G0	2G0	...
D4	C4	0B4	1B4	2B4	...
D3	C3	0B3	1B3	2B3	...
D2	C2	0B2	1B2	2B2	...
D1	C1	0B1	1B1	2B1	...
D0	C0	0B0	1B0	2B0	...

262K color: 18-bit/pixel (RGB 6-6-6 bits input)


One pixel (3 sub-pixels) display data is sent by 1 transfer when IFPF [2:0] bits of 3Ah register are set to “110”.

Count	0	1	2	3	...
D/CX	0	1	1	1	...
D17		0R5	1R5	2R5	...
D16		0R4	1R4	2R4	...
D15		0R3	1R3	2R3	...
D14		0R2	1R2	2R2	...
D13		0R1	1R1	2R1	...
D12		0R0	1R0	2R0	...
D11		0G5	1G5	2G5	...
D10		0G4	1G4	2G4	...
D9		0G3	1G3	2G3	...
D8		0G2	1G2	2G2	...
D7	C7	0G1	1G1	2G1	...
D6	C6	0G0	1G0	2G0	...
D5	C5	0B5	1B5	2B5	...
D4	C4	0B4	1B4	2B4	...
D3	C3	0B3	1B3	2B3	...
D2	C2	0B2	1B2	2B2	...
D1	C1	0B1	1B1	2B1	...
D0	C0	0B0	1B0	2B0	...

5. Function Description

5.1. Display data GRAM mapping

5.1.1. 132RGBx162 resolution (GM = "00")



Note

RA = Row Address

CA = Col Address

SA = Scan Address


MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

MY = Mirror Y-axis (Row address direction parameter), D7 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command

RGB = Red, Green and Blue pixel position change, D3 parameter of MADCTL command

5.1.2. 132RGBx132 resolution (GM = “01”)



Note

RA = Row Address

CA = Col Address

SA = Scan Address


MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

MY = Mirror Y-axis (Row address direction parameter), D7 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command

RGB = Red, Green and Blue pixel position change, D3 parameter of MADCTL command

5.1.3. 128RGBx160 resolution (GM = “11”)



Note

RA = Row Address

CA = Col Address

SA = Scan Address

MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

MY = Mirror Y-axis (Row address direction parameter), D7 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command


RGB = Red, Green and Blue pixel position change, D3 parameter of MADCTL command

5.2. Address Counter (AC) of GRAM

The GC9102 contains an address counter (AC) which assigns address for writing/reading pixel data to/from GRAM. The address pointers set the position of GRAM. Every time when a pixel data is written into the GRAM, the X address or Y address of AC will be automatically increased by 1 (or decreased by 1), which is decided by the register (**MV**, **MX** and **MY** bits) setting.


To simplify the address control of GRAM access, the window address function allows for writing data only to a window area of GRAM specified by registers. After data being written to the GRAM, the AC will be increased or decreased within setting window address-range which is specified by the (start: **SC**, end: **EC**) and the (start: **SP**, end: **EP**). Therefore, the data can be written consecutively without thinking a data wrap by those bit function.

Image data sending order from host and data stream update as shown in the following figure



The data is written in the order illustrated above. The counter which dictates where in the physical memory the data is to be written is controlled by **MV**, **MX** and **MY** bits setting

Image data writing control:



For each image orientation, the controls for the column and page counters apply as below:

condition	Column Counter	Page Counter
When RAMWR/RAMRD command is accepted	Return to "Start Column"	Return to "Start Page"
Complete Pixel Pair Write/Read action	Increment by 1	No change
The Column counter value is larger than "End column."	Return to "Start Column"	Increment by 1
The Page counter value is larger than "End page".	Return to "Start column"	Return to "Start Page"

5.2.1 132RGBx162 (GM == '00')

CASET and PASET control for physical column/page pointers:

MV	MX	MY	CASET	PASET
0	0	0	Direct to Physical Column Pointer	Direct to Physical Page Pointer
0	0	1	Direct to Physical Column Pointer	Direct to (161 - Physical Page Pointer)
0	1	0	Direct to (131 - Physical Column Pointer)	Direct to Physical Page Pointer
0	1	1	Direct to (131 - Physical Column Pointer)	Direct to (161 - Physical Page Pointer)
1	0	0	Direct to Physical Page Pointer	Direct to Physical Column Pointer
1	0	1	Direct to (161 - Physical Page Pointer)	Direct to Physical Column Pointer
1	1	0	Direct to Physical Page Pointer	Direct to (131 - Physical Column Pointer)
1	1	1	Direct to (161 - Physical Page Pointer)	Direct to (131 - Physical Column Pointer)

5.2.1. 132RGBx132 (GM == '01')

MV	MX	MY	CASET	PASET
0	0	0	Direct to Physical Column Pointer	Direct to Physical Page Pointer
0	0	1	Direct to Physical Column Pointer	Direct to (131 - Physical Page Pointer)
0	1	0	Direct to (131 - Physical Column Pointer)	Direct to Physical Page Pointer
0	1	1	Direct to (131 - Physical Column Pointer)	Direct to (131 - Physical Page Pointer)
1	0	0	Direct to Physical Page Pointer	Direct to Physical Column Pointer
1	0	1	Direct to (131 - Physical Page Pointer)	Direct to Physical Column Pointer
1	1	0	Direct to Physical Page Pointer	Direct to (131 - Physical Column Pointer)
1	1	1	Direct to (131 - Physical Page Pointer)	Direct to (131 - Physical Column Pointer)





5.2.2. 128RGBx160 (GM == '11')

MV	MX	MY	CASET	PASET
0	0	0	Direct to Physical Column Pointer	Direct to Physical Page Pointer
0	0	1	Direct to Physical Column Pointer	Direct to (159 - Physical Page Pointer)
0	1	0	Direct to (127 - Physical Column Pointer)	Direct to Physical Page Pointer
0	1	1	Direct to (131 - Physical Column Pointer)	Direct to (159 - Physical Page Pointer)
1	0	0	Direct to Physical Page Pointer	Direct to Physical Column Pointer
1	0	1	Direct to (159 - Physical Page Pointer)	Direct to Physical Column Pointer
1	1	0	Direct to Physical Page Pointer	Direct to (127 - Physical Column Pointer)
1	1	1	Direct to (159 - Physical Page Pointer)	Direct to (127 - Physical Column Pointer)

5.2.3. Frame Data Write Direction According to the MADCTL Parameters (MV, MX and MY)

The following figure depicts the GRAM address update method with MV, MX and MY bit setting.

Display data direction	MV	MX	MY	Image in the Host	Image in the Driver (GRAM)
normal	0	0	0		
Y-invert	0	0	1		
X-ivert	0	1	0		
Y-invert X-invert	0	1	1		
X-Y exchange	1	0	0		
X-Y exchange Y-invert	1	0	1		

<p>X-Y exchange X-invert</p>	<p>1</p>	<p>1</p>	<p>0</p>		 <p>H/W position (0,0)</p> <p>X/Y address (0,0)</p>
<p>X-Y exchange Y-invert X-invert</p>	<p>1</p>	<p>1</p>	<p>1</p>		 <p>H/W position (0,0)</p> <p>X/Y address (0,0)</p>


5.3. GRAM to display address mapping

GC9102 supports three kinds of display mode: one is Normal Display Mode, one is the other is Partial Display Mode, and Scrolling Display Mode.

5.3.1. Normal display on or partial mode on, vertical scroll off


In this mode, content of the frame memory within an area where column pointer is 0000h to 0083h and page pointer is 0000h to 00A1h is displayed.

To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0,0)




Example1:

- (1) Partial mode on (setting 12h)
- (2) SR [15:0] = '20d', ER [15:0] = '50d', MADCTL's **B4(ML)** = '0'.




Example2:

- (1) Partial mode on (setting 12h)
- (2) SR [15:0] = '20d', ER [15:0] = '50d', MADCTL's **B4(ML)**= '1'.



5.3.2. Vertical scroll display mode


When setting R37h, the scrolling display mode is active, and the vertical scrolling display is specified by **TFA**, **VSA**, **BFA** bits (R33h) and **VSP** bits (R37h).



When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) = 162. In this case, scrolling is applied as shown below.


Example 1 .TFA='2d', VSA='160d', BFA='0d', VSP='3d' (SS='0', GS='0')

Memory map of vertical scrolling 1:




Example 2 .TFA='2d', VSA='158d', BFA='2d', VSP='3d' (SS='0', GS='0')

Memory map of vertical scrolling 2:



Example 3 .TFA='2d', VSA='158d', BFA='2d', VSP='4d' (SS='0', GS='0')

Memory map of vertical scrolling 3:



Vertical scroll example


There are 2 types of vertical scrolling, which are determined by the **TFA**, **VSA**, **BFA** bits and **VSP** bits

Case 1: $TFA + VSA + BFA \neq '162d'$

N/A: Do not set $TFA + VSA + BFA \neq '162d'$. In that case, unexpected picture will be shown.

Case 2: $TFA + VSA + BFA = '162d'$ (Scrolling)

Example (1) When $TFA='0d'$, $VSA='162d'$, $BFA='0d'$ and $VSP1='40d'$ & $VSP2='100d'$ ($SS='0'$, $GS='0'$)




5.4. Tearing effect output line

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory writing when displaying video images.

5.4.1. Tearing effect line modes


Mode 1, The Tearing Effect Output signal consists of V-Blanking Information only:



t_{vdh} = The LCD display is not updated from the Frame Memory

t_{vdl} = The LCD display is updated from the Frame Memory (except Invisible Line – see below)

Mode 2, The Tearing Effect Output signal consists of V-Blanking and H-Blanking Information, there is one V-sync and 162 H-sync pulses per field.




t_{hdh} = The LCD display is not updated from the Frame Memory

t_{hdl} = The LCD display is updated from the Frame Memory (except Invisible Line – see above)

5.4.2. Tearing effect line timing


The Tearing Effect signal is described below.



Idle Mode Off (Frame Rate = 60 Hz)

Symbol	Parameter	Spec.			Description
		Min.	Max.	Unit	
tvdl	Vertical Timing Low Duration	TBD	-	ms	-
tvdh	Vertical Timing High Duration	1000	-	us	-
thdl	Horizontal Timing Low Duration	TBD	-	us	-
thdh	Horizontal Timing High Duration	TBD	500	us	-

Note: Idle Mode Off (Frame Rate = 60 Hz) ,The signal's rise and fall times (t_f , t_r) are stipulated to be equal to or less than 15ns.



The Tearing Effect Output Line is fed back to the MCU and should be used to avoid Tearing Effect.

5.5. Source driver

The GC9102 contains a 396 channels of source driver (S1~S396) which is used for driving the source line of TFT LCD panel. The source driver converts the digital data from GRAM into the analog voltage for 396 channels and generates corresponding gray scale voltage output, which can realize a 262K colors display simultaneously.

Since the output circuit of this source driver incorporates an operational amplifier, a positive and a negative voltage can be alternately outputted from each channel.


5.6. Gate driver

The GC9102 contains a 162 gate channels of gate driver (G1~G162) which is used for driving the gate. The gate driver level is VGH when scan some line, VGL the other lines.

5.7. LCD power generation circuit

5.7.1. Power supply circuit


The power circuit of GC9102 is used to generate supply voltages for LCD panel driving.



Block diagram of GC9102 power circuit

5.7.2. LCD power generation scheme


The boost voltage generated is shown as below.




LCD power generation scheme

5.8. Gamma Correction

GC9102 incorporates the γ -correction function to display 262,144 colors for the LCD panel. The γ -correction is performed with 3 groups of registers determining eight reference grayscale levels, which are gradient adjustment, amplitude adjustment and fine-adjustment registers for positive and negative polarities, to make GC9102 available with liquid crystal panels of various characteristics.



Grayscale Voltage Generation



Grayscale Voltage Adjustment

1. Gradient adjustment registers


The gradient adjustment registers are used to adjust the gradient of the curve representing the relationship between the grayscale and the grayscale reference voltage level. To adjust the gradient, the resistance values of variable resistors in the middle of the ladder resistor are adjusted by registers RP0[2:0]/RN0[2:0], RP1[2:0]/RN1[2:0]. The registers consist of positive and negative polarity registers, allowing asymmetric drive.

2. Amplitude adjustment registers

The amplitude adjustment registers, VRP0[3:0]/VRN0[3:0], VRP1[4:0]/VRN1[4:0], are used to adjust the amplitude of grayscale voltages. To adjust the amplitude, the resistance values of variable resistors at the top and bottom of the ladder resistor are adjusted. Same as the gradient registers, the amplitude adjustment registers consist of positive and negative polarity registers.

3. Fine adjustment registers

The fine adjustment registers are used to fine-adjust grayscale voltage levels. To fine-adjust grayscale voltage levels, fine adjustment registers adjust the reference voltage levels, 8 levels for each register generated from the ladder resistor, in respective 8-to-1 selectors. Same with other registers, the fine adjustment registers consist of positive and negative polarity registers.



Gamma Curve Adjustment

Register Groups	Positive Polarity	Negative Polarity	Description
Gradient adjustment	RP0[2:0]	RN0[2:0]	Variable resistor VRCP0, VRCN0
	RP1[2:0]	RN1[2:0]	Variable resistor VRCP1, VRCN1
Amplitude adjustment	VRP0[3:0]	VRN0[3:0]	Variable resistor VROP0, VRON0
	VRP1[4:0]	VRN1[4:0]	Variable resistor VROP1, VRON1
Fine adjustment	KP0[2:0]	KN0[2:0]	8-to-1 selector (voltage level of grayscale 1)
	KP1[2:0]	KN1[2:0]	8-to-1 selector (voltage level of grayscale 8)
	KP2[2:0]	KN2[2:0]	8-to-1 selector (voltage level of grayscale 20)
	KP3[2:0]	KN3[2:0]	8-to-1 selector (voltage level of grayscale 43)
	KP4[2:0]	KN4[2:0]	8-to-1 selector (voltage level of grayscale 55)
	KP5[2:0]	KN5[2:0]	8-to-1 selector (voltage level of grayscale 62)

Ladder resistors and 8-to-1 selector Block configuration

The reference voltage generating block consists of two ladder resistor units including variable resistors and 8-to-1 selectors. Each 8-to-1 selector selects one of the 8 voltage levels generated from the ladder resistor unit to output as a grayscale reference voltage. Both variable resistors and 8-to-1 selectors are controlled according to the γ -correction registers. This unit has pins to connect a volume resistor externally to compensate differences in various characteristics of panels.

Variable resistors


GC9102 uses variable resistors of the following three purposes: gradient adjustment (VRCP(N)0/VRCP(N)1); amplitude adjustment (1) (VROP(N)0); and the amplitude adjustment (2) (VROP(N)1). The resistance values of these variable resistors are set by gradient adjustment registers and amplitude adjustment registers as follows.

Gradient adjustment		Amplitude adjustment (1)		Amplitude adjustment (2)	
RP(N)0/1[2:0]	VRCP(N)0 Resistance	VRP(N)0[3:0] Register	VROP(N)0 Resistance	VRP(N)1[4:0] Register	VROP(N)1 Resistance
000	0R	0000	0R	00000	0R
001	4R	0001	2R	00001	1R
010	8R	0010	4R	00010	2R
011	12R				
100	16R	••••	••••	••••	••••
101	20R	1101	26R	11101	29R
110	24R	1110	28R	11110	30R
111	28R	1111	30R	11111	31R


8-to-1 selectors

The 8-to-1 selector selects one of eight voltage levels generated from the ladder resistor unit according to the fine adjustment register and output the selected voltage level as a reference grayscale voltage ($V_{gP(N)1\sim6}$). The table below shows the setting in the fine adjustment register and the selected voltage levels for respective reference grayscale voltages.

Fine adjustment registers and selected voltage						
Register	Selected Voltage					
KP/N[2:0]	VgP/N1	VgP/N8	VgP/N20	VgP/N43	VgP/N55	VgP/N62
000	VP/N1	VP/N9	VP/N17	VP/N25	VP/N33	VP/N41
001	VP/N2	VP/N10	VP/N18	VP/N26	VP/N34	VP/N42
010	VP/N3	VP/N11	VP/N19	VP/N27	VP/N35	VP/N43
011	VP/N4	VP/N12	VP/N20	VP/N28	VP/N36	VP/N44
100	VP/N5	VP/N13	VP/N21	VP/N29	VP/N37	VP/N45
101	VP/N6	VP/N14	VP/N22	VP/N30	VP/N38	VP/N46
110	VP/N7	VP/N15	VP/N23	VP/N31	VP/N39	VP/N47
111	VP/N8	VP/N16	VP/N24	VP/N32	VP/N40	VP/N48



Relationship between Source Output and VCOM



5.9. Power Level Definition

5.9.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

1. Normal Mode On (full display), Idle Mode Off, Sleep Out.

In this mode, the display is able to show maximum 262,144 colors.

2. Partial Mode On, Idle Mode Off, Sleep Out.

In this mode part of the display is used with maximum 262,144 colors.

3. Normal Mode On (full display), Idle Mode On, Sleep Out.

In this mode, the full display area is used but with 8 colors.

4. Partial Mode On, Idle Mode On, Sleep Out.

In this mode, part of the display is used but with 8 colors.

5. Sleep In Mode.

In this mode, the DC : DC converter, Internal oscillator and panel driver circuit are stopped.


Only the MCU interface and memory works with VDDI power supply. Contents of the memory are safe.

6. Power Off Mode.

In this mode, both VDD and VDDI are removed.

Note1: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.

5.9.2. Power Flow Chart



Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.

6. Command

6.1. Command List

Regulative Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Read Display Identification Information 1	0	1	↑	XX	0	0	0	0	0	1	0	0	00h
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	ID1_1[7:0]							00	
	1	↑	1	XX	ID1_2[7:0]							91	
	1	↑	1	XX	ID1_3[7:0]							01	
Software Reset	0	1	↑	XX	0	0	0	0	0	0	0	1	01h
Read Display Identification Information 2	0	1	↑	XX	0	0	0	0	0	1	0	0	04h
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	ID1[7:0]							7C	
	1	↑	1	XX	ID2[7:0]							89	
	1	↑	1	XX	ID3[7:0]							F0	
Read Display Status	0	1	↑	XX	0	0	0	0	1	0	0	1	09h
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	D[31:25]							X	00
	1	↑	1	XX	X	D[22:20]			D[19:16]				61
	1	↑	1	XX	X	X	X	X	X	D[10:8]			00
	1	↑	1	XX	D[7:5]			X	X	X	X	X	00
Read Display Power Mode	0	1	↑	XX	0	0	0	0	1	0	1	0	0Ah
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	D[7:2]							0	0
Read Display MADCTL	0	1	↑	XX	0	0	0	0	1	0	1	1	0Bh
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	D[7:2]							0	0
Read Display Pixel Format	0	1	↑	XX	0	0	0	0	1	1	0	0	0Ch
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	X	X	X	X	X	IFPF [2:0]			06
Read Display Image Format	0	1	↑	XX	0	0	0	0	1	1	0	1	0Dh
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	D7	X	D5	X	X	D [2:0]			00

Regulative Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Read Display Signal Mode	0	1	↑	XX	0	0	0	0	1	1	1	0	0Eh
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	D7	D6	0	0	0	0	0	0	00
Read Display Self-Diagnostic Result	0	1	↑	XX	0	0	0	0	1	1	1	1	0Fh
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	D[7:4]				X	X	X	X	00
Sleep In	0	1	↑	XX	0	0	0	1	0	0	0	0	10h
Sleep OUT	0	1	↑	XX	0	0	0	1	0	0	0	1	11h
Partial Mode ON	0	1	↑	XX	0	0	0	1	0	0	1	0	12h
Normal Display Mode ON	0	1	↑	XX	0	0	0	1	0	0	1	1	13h
Display Inversion OFF	0	1	↑	XX	0	0	1	0	0	0	0	0	20h
Display Inversion ON	0	1	↑	XX	0	0	1	0	0	0	0	1	21h
Gamma Set	0	1	↑	XX	0	0	1	0	0	1	1	0	26h
	1	↑	1	XX	0	0	0	0	GC [3:0]			01	
Display OFF	0	1	↑	XX	0	0	1	0	1	0	0	0	28h
Display ON	0	1	↑	XX	0	0	1	0	1	0	0	1	29h
Column Address Set	0	1	↑	XX	0	0	1	0	1	0	1	0	2Ah
	1	1	↑	XX	SC[15:8]								-
	1	1	↑	XX	SC[7:0]								-
	1	1	↑	XX	EC[15:8]								-
	1	1	↑	XX	EC[7:0]								-
Page Address Set	0	1	↑	XX	0	0	1	0	1	0	1	1	2Bh
	1	1	↑	XX	SP[15:8]								-
	1	1	↑	XX	SP[7:0]								-
	1	1	↑	XX	EP[15:8]								-
	1	1	↑	XX	EP[7:0]								-
Memory Write	0	1	↑	XX	0	0	1	0	1	1	0	0	2Ch
	1	1	↑	D[17:0]									-
Memory Read	0	1	↑	XX	0	0	1	0	1	1	1	0	2Eh
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	D [17:0]									-

Regulative Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Partial Area	0	1	↑	XX	0	0	1	1	0	0	0	0	30h
	1	1	↑	XX	SR[15:8]							00	
	1	1	↑	XX	SR[7:0]							00	
	1	1	↑	XX	ER[15:8]							00	
	1	1	↑	XX	ER[7:0]							A1	
Vertical Scrolling Definition	0	1	↑	XX	0	0	1	1	0	0	1	1	33h
	1	1	↑	XX	TFA[15:8]							00	
	1	1	↑	XX	TFA[7:0]							00	
	1	1	↑	XX	VSA[15:8]							00	
	1	1	↑	XX	VSA[7:0]							A2	
	1	1	↑	XX	BFA[15:8]							00	
	1	1	↑	XX	BFA[7:0]							00	
Tearing Effect Line OFF	0	1	↑	XX	0	0	1	1	0	1	0	0	34h
Tearing Effect Line ON	0	1	↑	XX	0	0	1	1	0	1	0	1	35h
	1	1	↑	XX	X	X	X	X	X	X	X	M	00
Memory Access Control	0	1	↑	XX	0	0	1	1	0	1	1	0	36h
Vertical Scrolling Start Address	1	1	↑	XX	MY	MX	MV	ML	BGR	MH	X	X	00
	0	1	↑	XX	0	0	1	1	0	1	1	1	37h
	1	1	↑	XX	VSP[15:8]							00	
Idle Mode OFF	1	1	↑	XX	VSP[7:0]							00	
	0	1	↑	XX	0	0	1	1	1	0	0	0	38h
Idle Mode ON	0	1	↑	XX	0	0	1	1	1	0	0	1	39h
Pixel Format Set	0	1	↑	XX	0	0	1	1	1	0	1	0	3Ah
	1	1	↑	XX	X	X	X	X	X	IFPF[2:0]		66	
Read ID1	0	1	↑	XX	1	1	0	1	1	0	1	0	DAh
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	ID2_1							7C	
Read ID2	0	1	↑	XX	1	1	0	1	1	0	1	1	DBh
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	LCD Module / Driver Version [7:0]							89	
Read ID3	0	1	↑	XX	1	1	0	1	1	1	0	0	DCh
	1	↑	1	XX	X	X	X	X	X	X	X	X	XX
	1	↑	1	XX	LCD Module / Driver ID [7:0]							F0	

Extc Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Display	0	1	↑	XX	1	0	1	0	0	0	1	1	E1h
Inversion Control	1	1	↑	XX	0	0	0	0	0	NLA	NLB	NLC	07


Inter Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Inner register enable 1	0	1	↑	XX	1	1	1	1	1	1	1	0	FEh
Inner register enable 2	0	1	↑	XX	1	1	1	0	1	1	1	1	EFh
Frame Rate	0	1	↑	XX	1	0	1	0	0	0	1	1	A3h
	1	1	↑	XX			RTN1[5:0]						16
	1	1	↑	XX	RTN_SEL		RTN2[5:0]						16
	1	1	↑	XX			RTN3[5:0]						16
Display Inversion Control	0	1	↑	XX	1	0	1	0	0	0	1	1	E1h
	1	1	↑	XX	0	0	0	0	1	INV_CTL	0	0	08
Power control 1	0	1	↑	XX	1	0	1	0	0	1	0	0	A4h
	1	1	↑	XX	VCIRE	X	VRH[5:0]						16
Power control 2	0	1	↑	XX	1	1	1	0	1	1	0	1	EDh
	1	1	↑	XX	DC1 [3:0]				DC0 [3:0]				11
	1	1	↑	XX	0	0	0	0	DC2 [3:0]				06
Power control 3	0	1	↑	XX	1	1	1	1	1	1	0	1	FDh
	1	1	↑	XX	X	X	VCM[5:0]						1C
Power control 4	0	1	↑	XX	1	1	1	1	1	1	1	1	FFh
	1	1	↑	XX	X	X	X	VDV[4:0]					

Inter Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
.SET_GAMMA1	0	1	↑	XX	1	1	1	1	0	0	0	0	F0h
	1	1	↑	XX	X	KP1[2:0]			X	KP0[2:0]			00
SET_GAMMA2	0	1	↑	XX	1	1	1	1	0	0	0	1	F1h
	1	1	↑	XX	X	KP3[2:0]			X	KP2[2:0]			55
SET_GAMMA3	0	1	↑	XX	1	1	1	1	0	0	1	0	F2h
	1	1	↑	XX	X	KP5[2:0]			X	KP4[2:0]			07
SET_GAMMA4	0	1	↑	XX	1	1	1	1	0	0	1	1	F3h
	1	1	↑	XX	X	RP1[2:0]			X	RP0[2:0]			52
SET_GAMMA5	0	1	↑	XX	1	1	1	1	0	1	0	0	F4h
	1	1	↑	XX	X	X	X	X	VRP0[3:0]				00
SET_GAMMA6	0	1	↑	XX	1	1	1	1	0	1	0	1	F5h
	1	1	↑	XX	X	X	X	VRP1[4:0]				00	
SET_GAMMA7	0	1	↑	XX	1	1	1	1	0	1	1	1	F7h
	1	1	↑	XX	X	KN1[2:0]			X	KN0[2:0]			07
SET_GAMMA8	0	1	↑	XX	1	1	1	1	1	0	0	0	F8h
	1	1	↑	XX	X	KN3[2:0]			X	KN2[2:0]			22
SET_GAMMA9	0	1	↑	XX	1	1	1	1	1	0	0	1	F9h
	1	1	↑	XX	X	KN5[2:0]			X	KN4[2:0]			77
SET_GAMMA10	0	1	↑	XX	1	1	1	1	1	0	1	0	FAh
	1	1	↑	XX	X	RN1[2:0]			X	RN0[2:0]			25
SET_GAMMA11	0	1	↑	XX	1	1	1	1	1	0	1	1	FBh
	1	1	↑	XX	X	X	X	X	VRN0[3:0]				00
SET_GAMMA12	0	1	↑	XX	1	1	1	1	1	1	0	0	FCh
	1	1	↑	XX	X	X	X	VRN1[4:0]				00	


6.2. Description of Level 1 Command

6.2.1. Read display identification information 1 (00h)

00h	Read display identification information 1												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	0	0	0	0	0	00h
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X
2 nd Parameter	1	↑	1	XX	ID1_1[7:0]							00	
3 rd Parameter	1	↑	1	XX	ID1_2[7:0]							91	
4 th Parameter	1	↑	1	XX	ID1_3[7:0]							02	
Description	<p>This read byte returns 24 bits display identification information.</p> <p>The 1st parameter is dummy data.</p> <p>The 2nd parameter (ID1_1 [7:0]): LCD module's manufacturer ID.</p> <p>The 3rd parameter (ID1_2 [7:0]): LCD module/driver version ID.</p> <p>The 4th parameter (ID1_3 [7:0]): LCD module/driver ID.</p>												
Restriction													
Register Availability	Status										Availability		
	Normal Mode On, Idle Mode Off, Sleep Out										Yes		
	Normal Mode On, Idle Mode On, Sleep Out										Yes		
	Partial Mode On, Idle Mode Off, Sleep Out										Yes		
	Partial Mode On, Idle Mode On, Sleep Out										Yes		
	Sleep In										Yes		
Default	Status										Default Value		
	Power On Sequence										24'h009101h		
	SW Reset										24'h009101h		
	HW Reset										24'h009101h		




6.2.2. Software Reset (01h)

01h	Software Reset																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	0	0	0	0	1	01h												
Parameter	No Parameter																								
Description	When the Software Reset command is written, it causes a software reset. It resets the commands and parameters to their S/W Reset default values. (See default tables in each command description.) Note: The Frame Memory contents are unaffected by this command																								
Restriction	It will be necessary to wait 5msec before sending new command following software reset. The display module loads all display supplier factory default values to the registers during this 5msec. If Software Reset is applied during Sleep Out mode, it will be necessary to wait 120msec before sending Sleep out command. Software Reset Command cannot be sent during Sleep Out sequence.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>N/A</td> </tr> <tr> <td>SW Reset</td> <td>N/A</td> </tr> <tr> <td>HW Reset</td> <td>N/A</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	N/A	SW Reset	N/A	HW Reset	N/A				
Status	Default Value																								
Power On Sequence	N/A																								
SW Reset	N/A																								
HW Reset	N/A																								
Flow Chart	 <pre> graph TD A[SWRESET(01h)] --> B{Display whole blank screen} B --> C{Set Commands to S/W Default Values} C --> D([Sleep In Mode]) </pre>																								

6.2.3. Read display identification information 2 (04h)

04h		Read display identification information 2																						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
Command	0	1	↑	XX	0	0	0	0	0	1	0	0	04h											
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X											
2 nd Parameter	1	↑	1	XX	ID1[7:0]							7C												
3 rd Parameter	1	↑	1	XX	ID2 [7:0]							89												
4 th Parameter	1	↑	1	XX	ID3[7:0]							F0												
Description	<p>This read byte returns 24 bits display identification information. The 1st parameter is dummy data. The 2nd parameter (ID1 [7:0]): LCD module's manufacturer ID. The 3rd parameter (ID2 [7:0]): LCD module/driver version ID. The 4th parameter (ID3 [7:0]): LCD module/driver ID.</p>																							
Restriction																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>24'h7C89F0</td> </tr> <tr> <td>SW Reset</td> <td>24'h7C89F0</td> </tr> <tr> <td>HW Reset</td> <td>24'h7C89F0</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	24'h7C89F0	SW Reset	24'h7C89F0	HW Reset	24'h7C89F0				
Status	Default Value																							
Power On Sequence	24'h7C89F0																							
SW Reset	24'h7C89F0																							
HW Reset	24'h7C89F0																							
Flow Chart																								



6.2.4. Read Display Status (09h)

09h	Read Display Status																																																																																																		
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																																						
Command	0	1	↑	XX	0	0	0	0	1	0	0	1	09h																																																																																						
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X																																																																																						
2 nd Parameter	1	↑	1	XX	BSTON	MY	MX	MV	ML	RGB	MH	D24	00h																																																																																						
3 rd Parameter	1	↑	1	XX	D23	IFPF[2:0]			IDMON	PTLON	SLPOUT	NORON	61h																																																																																						
4 th Parameter	1	↑	1	XX	D15	D14	INVON	D12	D11	DISON	TEON	GCS2	00h																																																																																						
5 th Parameter	1	↑	1	XX	GCS1	GCS0	TEM	D4	D3	D2	D1	D0	00h																																																																																						
Description	This command indicates the current status of the display as described in the table below:																																																																																																		
	<table border="1"> <thead> <tr> <th>Bit</th> <th>Description</th> <th>Value</th> <th>Status</th> </tr> </thead> <tbody> <tr> <td rowspan="2">BSTON</td> <td rowspan="2">Booster voltage status</td> <td>0</td> <td>Booster OFF</td> </tr> <tr> <td>1</td> <td>Booster ON</td> </tr> <tr> <td rowspan="2">MY</td> <td rowspan="2">Row address order</td> <td>0</td> <td>Top to Bottom (When MADCTL B7='0')</td> </tr> <tr> <td>1</td> <td>Bottom to Top (When MADCTL B7='1')</td> </tr> <tr> <td rowspan="2">MX</td> <td rowspan="2">Column address order</td> <td>0</td> <td>Left to Right (When MADCTL B6='0').</td> </tr> <tr> <td>1</td> <td>Right to Left (When MADCTL B6='1').</td> </tr> <tr> <td rowspan="2">MV</td> <td rowspan="2">Row/column exchange</td> <td>0</td> <td>Normal Mode (When MADCTL B5='0').</td> </tr> <tr> <td>1</td> <td>Reverse Mode (When MADCTL B5='1').</td> </tr> <tr> <td rowspan="2">ML</td> <td rowspan="2">Vertical refresh</td> <td>0</td> <td>LCD Refresh Top to BoUom (When MADCTL B4='0')</td> </tr> <tr> <td>1</td> <td>LCD Refresh BoUom to Top (When MADCTL B4='1').</td> </tr> <tr> <td rowspan="2">RGB</td> <td rowspan="2">RGB/BGR order</td> <td>0</td> <td>RGB (When MADCTL B3='0')</td> </tr> <tr> <td>1</td> <td>BGR (When MADCTL B3='1')</td> </tr> <tr> <td rowspan="2">MH</td> <td rowspan="2">Horizontal refresh order</td> <td>0</td> <td>LCD Refresh Left to Right (When MADCTL B2='0')</td> </tr> <tr> <td>1</td> <td>LCD Refresh Right to Left (When MADCTL B2='1')</td> </tr> <tr> <td>D24</td> <td>Not used</td> <td>0</td> <td>-</td> </tr> <tr> <td>D23</td> <td>Not used</td> <td>0</td> <td>-</td> </tr> <tr> <td rowspan="3">IFPF</td> <td rowspan="3">Interface color pixel format definition</td> <td>011</td> <td>12-bit/pixel</td> </tr> <tr> <td>101</td> <td>16-bit/pixel</td> </tr> <tr> <td>110</td> <td>18-bit/pixel</td> </tr> <tr> <td rowspan="2">IDMON</td> <td rowspan="2">Idle mode ON/OFF</td> <td>0</td> <td>Idle Mode OFF</td> </tr> <tr> <td>1</td> <td>Idle Mode ON</td> </tr> <tr> <td rowspan="2">PTLON</td> <td rowspan="2">Partial mode ON/OFF</td> <td>0</td> <td>Partial Mode OFF</td> </tr> <tr> <td>1</td> <td>Partial Mode ON</td> </tr> <tr> <td rowspan="2">SLPOUT</td> <td rowspan="2">Sleep IN/OUT</td> <td>0</td> <td>Sleep IN Mode</td> </tr> <tr> <td>1</td> <td>Sleep OUT Mode</td> </tr> <tr> <td rowspan="2">NORON</td> <td rowspan="2">Display normal mode ON/OFF</td> <td>0</td> <td>Display Normal Mode OFF.</td> </tr> <tr> <td>1</td> <td>Display Normal Mode ON.</td> </tr> </tbody> </table>													Bit	Description	Value	Status	BSTON	Booster voltage status	0	Booster OFF	1	Booster ON	MY	Row address order	0	Top to Bottom (When MADCTL B7='0')	1	Bottom to Top (When MADCTL B7='1')	MX	Column address order	0	Left to Right (When MADCTL B6='0').	1	Right to Left (When MADCTL B6='1').	MV	Row/column exchange	0	Normal Mode (When MADCTL B5='0').	1	Reverse Mode (When MADCTL B5='1').	ML	Vertical refresh	0	LCD Refresh Top to BoUom (When MADCTL B4='0')	1	LCD Refresh BoUom to Top (When MADCTL B4='1').	RGB	RGB/BGR order	0	RGB (When MADCTL B3='0')	1	BGR (When MADCTL B3='1')	MH	Horizontal refresh order	0	LCD Refresh Left to Right (When MADCTL B2='0')	1	LCD Refresh Right to Left (When MADCTL B2='1')	D24	Not used	0	-	D23	Not used	0	-	IFPF	Interface color pixel format definition	011	12-bit/pixel	101	16-bit/pixel	110	18-bit/pixel	IDMON	Idle mode ON/OFF	0	Idle Mode OFF	1	Idle Mode ON	PTLON	Partial mode ON/OFF	0	Partial Mode OFF	1	Partial Mode ON	SLPOUT	Sleep IN/OUT	0	Sleep IN Mode	1	Sleep OUT Mode	NORON	Display normal mode ON/OFF	0	Display Normal Mode OFF.	1	Display Normal Mode ON.
Bit	Description	Value	Status																																																																																																
BSTON	Booster voltage status	0	Booster OFF																																																																																																
		1	Booster ON																																																																																																
MY	Row address order	0	Top to Bottom (When MADCTL B7='0')																																																																																																
		1	Bottom to Top (When MADCTL B7='1')																																																																																																
MX	Column address order	0	Left to Right (When MADCTL B6='0').																																																																																																
		1	Right to Left (When MADCTL B6='1').																																																																																																
MV	Row/column exchange	0	Normal Mode (When MADCTL B5='0').																																																																																																
		1	Reverse Mode (When MADCTL B5='1').																																																																																																
ML	Vertical refresh	0	LCD Refresh Top to BoUom (When MADCTL B4='0')																																																																																																
		1	LCD Refresh BoUom to Top (When MADCTL B4='1').																																																																																																
RGB	RGB/BGR order	0	RGB (When MADCTL B3='0')																																																																																																
		1	BGR (When MADCTL B3='1')																																																																																																
MH	Horizontal refresh order	0	LCD Refresh Left to Right (When MADCTL B2='0')																																																																																																
		1	LCD Refresh Right to Left (When MADCTL B2='1')																																																																																																
D24	Not used	0	-																																																																																																
D23	Not used	0	-																																																																																																
IFPF	Interface color pixel format definition	011	12-bit/pixel																																																																																																
		101	16-bit/pixel																																																																																																
		110	18-bit/pixel																																																																																																
IDMON	Idle mode ON/OFF	0	Idle Mode OFF																																																																																																
		1	Idle Mode ON																																																																																																
PTLON	Partial mode ON/OFF	0	Partial Mode OFF																																																																																																
		1	Partial Mode ON																																																																																																
SLPOUT	Sleep IN/OUT	0	Sleep IN Mode																																																																																																
		1	Sleep OUT Mode																																																																																																
NORON	Display normal mode ON/OFF	0	Display Normal Mode OFF.																																																																																																
		1	Display Normal Mode ON.																																																																																																

	D15	Not used	0	-
	D14	Not used	0	-
	INVON	Inversion status	0	Inversion off
			1	Inversion on
	D12	Not used	0	-
	D11	Not used	0	-
	DISON	Display ON/OFF	0	Display is OFF
			1	Display is ON
	TEON	Tearing effect line ON/OFF	0	Tearing Effect Line OFF
			1	Tearing Effect ON
	GCS [2:0]	Gamma Curve Selection	000	GC0
			001	GC1
			010	GC2
			011	GC3
	TEM	Tearing effect line mode	0	Mode 1, V-Blanking only
			1	Mode 2, both H-Blanking and V-Blanking
D4	Not used	0	-	
D3	Not used	0	-	
D2	Not used	0	-	
D1	Not used	0	-	
D0	Not used	0	-	


- = Don't care.

Restriction

Register Availability	Status		Availability
	Normal Mode On, Idle Mode Off, Sleep Out		Yes
	Partial Mode On, Idle Mode Off, Sleep Out		Yes
	Partial Mode On, Idle Mode On, Sleep Out		Yes
	Sleep In		Yes


6.2.5. Read Display Power Mode (0Ah)

0Ah													
Read Display Power Mode													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	0	1	0	1	0	0Ah
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X
2 nd Parameter	1	↑	1	XX	BSTON	IDMON	PTLON	SLPON	NORON	DISON	D1	D0	08
Description	This command indicates the current status of the display as described in the table below:												
			Bit		Description		Value						
			BSTON		Booster Off or has a fault.		0						
					Booster On and working OK.		1						
			IDMON		Idle Mode Off.		0						
					Idle Mode On.		1						
			PTLON		Partial Mode Off.		0						
					Partial Mode On.		1						
			SLPON		Sleep In Mode		0						
					Sleep Out Mode		1						
			NORON		Display Normal Mode Off.		0						
					Display Normal Mode On		1						
		DISON		Display is Off.		0							
				Display is On		1							
		D1		Not Defined		0							
		D0		Not Defined		0							
Restriction													
Register Availability			Status		Availability								
			Normal Mode On, Idle Mode Off, Sleep Out		Yes								
			Normal Mode On, Idle Mode On, Sleep Out		Yes								
			Partial Mode On, Idle Mode Off, Sleep Out		Yes								
			Partial Mode On, Idle Mode On, Sleep Out		Yes								
			Sleep In		Yes								
Default			Status		Default Value								
			Power On Sequence		8'h08								
			SW Reset		8'h08								
			HW Reset		8'h08								




6.2.6. Read Display MADCTL (0Bh)

0Bh	Read Display MADCTL												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	0	1	0	1	1	0Bh
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X
2 nd Parameter	1	↑	1	XX	MY	MX	MV	ML	RGB	MH	D1	D0	00
Description	This command indicates the current status of the display as described in the table below:												
	Bit	Description											Value
	MY	Top to Bottom (When MADCTL B7='0').											0
		Bottom to Top(When MADCTL B7='1').											1
	MX	Left to Right (When MADCTL B6='0')											0
		Right to Left (When MADCTL B6='1')											1
	MV	Normal Mode (When MADCTL B5='0')											0
		Reverse Mode (When MADCTL B5='1')											1
	ML	LCD Refresh Top to Bottom (When MADCTL B4='0')											0
		LCD Refresh Bottom to Top (When MADCTL B4='1').											1
	RGB	RGB (When MADCTL B3='0')											0
		BGR (When MADCTL B3='1').											1
	MH	LCD Refresh Left to Right (When MADCTL B2='0')											0
		LCD Refresh Right to Left (When MADCTL B2='1')											1
D1	Not used											0	
D0	Not used											0	
Restriction													
Register Availability	Status											Availability	
	Normal Mode On, Idle Mode Off, Sleep Out											Yes	
	Normal Mode On, Idle Mode On, Sleep Out											Yes	
	Partial Mode On, Idle Mode Off, Sleep Out											Yes	
	Partial Mode On, Idle Mode On, Sleep Out											Yes	
	Sleep In											Yes	
Default	Status											Default Value	
	Power On Sequence											8'h00h	
	SW Reset											No Change	
	HW Reset											8'h00h	




6.2.7. Read Display Pixel Format (0Ch)

0Ch		Read Display Pixel Format											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	0	1	1	0	0	0Ch
1st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X
2nd Parameter	1	↑	1	XX	0	0	0	0	0	IFPF[2:0]		06	
Description	This command indicates the current status of the display as described in the table below:												
	IFPF [2:0]			MCU Interface Format									
	010			12 bits / pixle									
	101			16 bits / pixel									
	110			18 bits / pixel									
others			Not used										
Restriction													
Register Availability	Status					Availability							
	Normal Mode On, Idle Mode Off, Sleep Out					Yes							
	Normal Mode On, Idle Mode On, Sleep Out					Yes							
	Partial Mode On, Idle Mode Off, Sleep Out					Yes							
	Partial Mode On, Idle Mode On, Sleep Out					Yes							
Sleep In					Yes								
Default	Status			Default Value									
				IFPF [2:0]									
	Power On Sequence			3'b110									
	SW Reset			No Chang									
HW Reset			3'b110										
Flow Chart													


6.2.8. Read Display Image Format (0Dh)

0Dh													Read Display Image Format												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	0	1	1	0	1	0Dh												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	XX	VSSON	0	INVON	0	0	GCS [2:0]			00												
Description	This command indicates the current status of the display as described in the table below:																								
	Bit		Description					Value																	
	VSSON		Vertical mode off					0																	
			Vertical mode on					1																	
	INVON		Inversion off					0																	
			Inversion on					1																	
	GCS [2:0]		GC0					000																	
			GC1					001																	
			GC2					010																	
			GC3					011																	
other					Not define																				
Restriction																									
Register Availability	Status						Availability																		
	Normal Mode On, Idle Mode Off, Sleep Out						Yes																		
	Normal Mode On, Idle Mode On, Sleep Out						Yes																		
	Partial Mode On, Idle Mode Off, Sleep Out						Yes																		
	Partial Mode On, Idle Mode On, Sleep Out						Yes																		
	Sleep In						Yes																		
Default	Status						Default Value																		
	Power On Sequence						8'b00000000																		
	SW Reset						8'b00000000																		
	HW Reset						8'b00000000																		



6.2.9. Read Display Signal Mode (0Eh)

0Eh		Read Display Signal Mode																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	0	1	↑	XX	0	0	0	0	1	1	1	0	0Eh													
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X													
2 nd Parameter	1	↑	1	XX	TEON	TEM	0	0	0	0	0	0	00													
Description	This command indicates the current status of the display as described in the table below:																									
			<table border="1"> <thead> <tr> <th>Bit</th> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td rowspan="2">TEON</td> <td>0</td> <td>Tearing effect line OFF</td> </tr> <tr> <td>1</td> <td>Tearing effect line ON</td> </tr> <tr> <td rowspan="2">TEM</td> <td>0</td> <td>Tearing effect line mode 1</td> </tr> <tr> <td>1</td> <td>Tearing effect line mode 2</td> </tr> </tbody> </table>											Bit	Value	Description	TEON	0	Tearing effect line OFF	1	Tearing effect line ON	TEM	0	Tearing effect line mode 1	1	Tearing effect line mode 2
	Bit	Value	Description																							
	TEON	0	Tearing effect line OFF																							
		1	Tearing effect line ON																							
TEM	0	Tearing effect line mode 1																								
	1	Tearing effect line mode 2																								
Restriction																										
Register Availability			<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
	Status	Availability																								
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
	Normal Mode On, Idle Mode On, Sleep Out	Yes																								
	Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
	Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																									
Default			<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h00h</td> </tr> <tr> <td>SW Reset</td> <td>8'h00h</td> </tr> <tr> <td>HW Reset</td> <td>8'h00h</td> </tr> </tbody> </table>											Status	Default Value	Power On Sequence	8'h00h	SW Reset	8'h00h	HW Reset	8'h00h					
	Status	Default Value																								
	Power On Sequence	8'h00h																								
	SW Reset	8'h00h																								
HW Reset	8'h00h																									




6.2.10. Read Display Self-Diagnostic Result (0Fh)

0Fh													Read Display Self-Diagnostic Result														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX														
Command	0	1	↑	XX	0	0	0	0	1	1	F	1	0Fh														
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X														
2 nd Parameter	1	↑	1	XX	RELD	FUND	ATTD	BRD	0	0	0	0	F0														
Description	This command indicates the current status of the display as described in the table below:																										
	<table border="1"> <thead> <tr> <th>Bit</th> <th>Description</th> <th>value</th> </tr> </thead> <tbody> <tr> <td>RELD</td> <td>Register Loading Detection</td> <td>1</td> </tr> <tr> <td>FUND</td> <td>Functionality Detection</td> <td>1</td> </tr> <tr> <td>ATTD</td> <td>Chip Attachment Detection</td> <td>1</td> </tr> <tr> <td>BRD</td> <td>Display Glass Break Detection</td> <td>1</td> </tr> </tbody> </table>				Bit	Description	value	RELD	Register Loading Detection	1	FUND	Functionality Detection	1	ATTD	Chip Attachment Detection	1	BRD	Display Glass Break Detection	1								
Bit	Description	value																									
RELD	Register Loading Detection	1																									
FUND	Functionality Detection	1																									
ATTD	Chip Attachment Detection	1																									
BRD	Display Glass Break Detection	1																									
Restriction																											
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
	Status	Availability																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																										
Normal Mode On, Idle Mode On, Sleep Out	Yes																										
Partial Mode On, Idle Mode Off, Sleep Out	Yes																										
Partial Mode On, Idle Mode On, Sleep Out	Yes																										
Sleep In	Yes																										
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'hF0</td> </tr> <tr> <td>SW Reset</td> <td>8'hF0</td> </tr> <tr> <td>HW Reset</td> <td>8'hF0</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	8'hF0	SW Reset	8'hF0	HW Reset	8'hF0						
	Status	Default Value																									
Power On Sequence	8'hF0																										
SW Reset	8'hF0																										
HW Reset	8'hF0																										
Flow Chart																											


6.2.11. Sleep In (10h)

10h	Enter Sleep Mode																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	1	0	0	0	0	10h												
Parameter	No Parameter																								
Description	<p>This command causes the LCD module to enter the minimum power consumption mode. In this mode e.g. the DC/DC converter is stopped, Internal oscillator is stopped, and panel scanning is stopped MCU interface and memory are still working and the memory keeps its contents.</p>																								
Restriction	<p>This command has no effect when module is already in sleep in mode. Sleep In Mode can only be left by the Sleep Out Command (11h). It will be necessary to wait 5msec before sending next to command, this is to allow time for the supply voltages and clock circuits to stabilize. It will be necessary to wait 120msec after sending Sleep Out command (when in Sleep In Mode) before Sleep In command can be sent.</p>																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Sleep IN Mode</td> </tr> <tr> <td>SW Reset</td> <td>Sleep IN Mode</td> </tr> <tr> <td>HW Reset</td> <td>Sleep IN Mode</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Sleep IN Mode	SW Reset	Sleep IN Mode	HW Reset	Sleep IN Mode				
Status	Default Value																								
Power On Sequence	Sleep IN Mode																								
SW Reset	Sleep IN Mode																								
HW Reset	Sleep IN Mode																								



6.2.12. Sleep Out (11h)

11h	Sleep Out Mode																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	1	0	0	0	1	11h												
Parameter	No Parameter																								
Description	This command turns off sleep mode. the DC/DC converter is enabled, Internal oscillator is started, and panel scanning is started.																								
Restriction	<p>This command has no effect when module is already in sleep out mode. Sleep Out Mode can only be left by the Sleep In Command (10h).</p> <p>It will be necessary to wait 5msec before sending next command, this is to allow time for the supply voltages and clock circuits stabilize.</p> <p>The display module loads all display supplier's factory default values to the registers during this 5msec and there cannot be any abnormal visual effect on the display image if factory default and register values are same when this load is done and when the display module is already Sleep Out -mode.</p> <p>The display module is doing self-diagnostic functions during this 5msec. It will be necessary to wait 120msec after sending Sleep In command (when in Sleep Out mode) before Sleep Out command can be sent.</p>																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Sleep IN Mode</td> </tr> <tr> <td>SW Reset</td> <td>Sleep IN Mode</td> </tr> <tr> <td>HW Reset</td> <td>Sleep IN Mode</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Sleep IN Mode	SW Reset	Sleep IN Mode	HW Reset	Sleep IN Mode				
Status	Default Value																								
Power On Sequence	Sleep IN Mode																								
SW Reset	Sleep IN Mode																								
HW Reset	Sleep IN Mode																								





6.2.13. Partial Mode ON (12h)


12h	Partial Mode ON																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	1	0	0	1	0	12h												
Parameter	No Parameter																								
Description	This command turns on partial mode The partial mode window is described by the Partial Area command (30H). To leave Partial mode, the Normal Display Mode On command (13H) should be written.																								
Restriction	This command has no effect when Partial mode is active.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Normal Display Mode ON</td> </tr> <tr> <td>SW Reset</td> <td>Normal Display Mode ON</td> </tr> <tr> <td>HW Reset</td> <td>Normal Display Mode ON</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Normal Display Mode ON	SW Reset	Normal Display Mode ON	HW Reset	Normal Display Mode ON				
Status	Default Value																								
Power On Sequence	Normal Display Mode ON																								
SW Reset	Normal Display Mode ON																								
HW Reset	Normal Display Mode ON																								
Flow Chart	See Partial Area (30h)																								

6.2.14. Normal Display Mode ON (13h)

13h	Normal Display Mode ON																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	0	1	0	0	1	1	13h												
Parameter	No Parameter																								
Description	This command returns the display to normal mode. Normal display mode on means Partial mode off. Exit from NORON by the Partial mode On command (12h)																								
Restriction	This command has no effect when Normal Display mode is active.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Normal Display Mode ON</td> </tr> <tr> <td>SW Reset</td> <td>Normal Display Mode</td> </tr> <tr> <td>HW Reset</td> <td>Normal Display Mode ON</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Normal Display Mode ON	SW Reset	Normal Display Mode	HW Reset	Normal Display Mode ON				
Status	Default Value																								
Power On Sequence	Normal Display Mode ON																								
SW Reset	Normal Display Mode																								
HW Reset	Normal Display Mode ON																								
Flow Chart	See Partial Area (30h)																								

6.2.15. Display Inversion OFF (20h)


20h	Display Inversion OFF												HEX												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0													
Command	0	1	↑	XX	0	0	1	0	0	0	0	0	20h												
Parameter	No Parameter																								
Description	<p>This command is used to recover from display inversion mode. This command makes no change of the content of frame memory. This command doesn't change any other status.</p> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;"> <p>memory</p>  </div> <div style="font-size: 2em; margin: 0 20px;">→</div> <div style="text-align: center;"> <p>Display Panel</p>  </div> </div>																								
Restriction	This command has no effect when module already is inversion OFF mode.																								
Register Availability	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Status</th> <th style="width: 50%;">Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Status</th> <th style="width: 50%;">Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Inversion OFF</td> </tr> <tr> <td>SW Reset</td> <td>Display Inversion OFF</td> </tr> <tr> <td>HW Reset</td> <td>Display Inversion OFF</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Display Inversion OFF	SW Reset	Display Inversion OFF	HW Reset	Display Inversion OFF				
Status	Default Value																								
Power On Sequence	Display Inversion OFF																								
SW Reset	Display Inversion OFF																								
HW Reset	Display Inversion OFF																								



6.2.16. Display Inversion ON (21h)

21h	Display Inversion ON																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	0	0	0	1	21h												
Parameter	No Parameter																								
Description	<p>This command is used to enter into display inversion mode. This command makes no change of the content of frame memory. Every bit is inverted from the frame memory to the display. This command doesn't change any other status. To exit Display inversion mode, the Display inversion OFF command (20h) should be written..</p> <div style="text-align: center;"> </div>																								
Restriction	This command has no effect when module already is inversion ON mode.																								
Register Availability	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Status</th> <th style="width: 50%;">Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Status</th> <th style="width: 50%;">Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Inversion OFF</td> </tr> <tr> <td>SW Reset</td> <td>Display Inversion OFF</td> </tr> <tr> <td>HW Reset</td> <td>Display Inversion OFF</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Display Inversion OFF	SW Reset	Display Inversion OFF	HW Reset	Display Inversion OFF				
Status	Default Value																								
Power On Sequence	Display Inversion OFF																								
SW Reset	Display Inversion OFF																								
HW Reset	Display Inversion OFF																								
Flow Chart	<div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;"> </div> <div style="border: 1px dashed gray; padding: 5px;"> </div> </div>																								


6.2.17. Gamma Set (26h)


26h	Display Inversion ON												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	0	0	1	1	0	26h
Parameter	1	1	↑	XX	0	0	0	0	GC3	GC2	GC1	GC0	01h
Description	This command is used to select the desired Gamma curve for the current display. A maximum of 4 curves can be selected. The curve is selected by setting the appropriate bit in the parameter as described in the Table.												
				GC [3:0]		Parameter		Curve Selection					
				01h		GC0		Gamma Curve 1					
				02h		GC1		Gamma Curve 2					
				04h		GC2		Gamma Curve 3					
			08h		GC3		Gamma Curve 4						
Restriction	This command has no effect when module already is inversion ON mode.												
Register Availability	Status						Availability						
	Normal Mode On, Idle Mode Off, Sleep Out						Yes						
	Normal Mode On, Idle Mode On, Sleep Out						Yes						
	Partial Mode On, Idle Mode Off, Sleep Out						Yes						
	Partial Mode On, Idle Mode On, Sleep Out						Yes						
	Sleep In						Yes						
Default	Status						Default Value						
	Power On Sequence						01h						
	SW Reset						01h						
	HW Reset						01h						
Flow Chart	 <pre> graph TD A[INVOFF(21h)] --> B[/1st Parameter GC[3:0]/] B --> C[/New Gamma Curve loaded/] </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command: Rectangle Parameter: Parallelogram Display: Oval Action: Hexagon Mode: Capsule Sequential transfer: Oval with arrow 												

6.2.18. Display OFF (28h)


28h	Display OFF																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	1	0	0	0	28h												
Parameter	No Parameter																								
Description	<p>This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame Memory is disabled and blank page inserted.</p> <p>This command makes no change of contents of frame memory.</p> <p>This command does not change any other status.</p> <p>There will be no abnormal visible effect on the display.</p> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;"> <p>memory</p> </div> <div style="font-size: 2em;">→</div> <div style="text-align: center;"> <p>Display Panel</p> </div> </div>																								
Restriction	This command has no effect when module is already in display off mode.																								
Register Availability	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display OFF</td> </tr> <tr> <td>SW Reset</td> <td>Display OFF</td> </tr> <tr> <td>HW Reset</td> <td>Display OFF</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Display OFF	SW Reset	Display OFF	HW Reset	Display OFF				
Status	Default Value																								
Power On Sequence	Display OFF																								
SW Reset	Display OFF																								
HW Reset	Display OFF																								
Flow Chart	<div style="display: flex; justify-content: space-between;"> <div style="width: 45%;"> <pre> graph TD A([Display On Mode]) --> B[DISPOFF(28h)] B --> C([Display Off Mode]) </pre> </div> <div style="width: 45%; border: 1px dashed gray; padding: 5px;"> </div> </div>																								

6.2.19. Display ON (29h)


29h	Display ON																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	1	0	0	1	29h												
Parameter	No Parameter																								
Description	<p>This command is used to recover from DISPLAY OFF mode. Output from the Frame Memory is enabled.</p> <p>This command makes no change of contents of frame memory.</p> <p>This command does not change any other status.</p> <div style="text-align: center;">  </div>																								
Restriction	This command has no effect when module is already in display on mode.																								
Register Availability	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Status</th> <th style="width: 50%;">Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Status</th> <th style="width: 50%;">Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display OFF</td> </tr> <tr> <td>SW Reset</td> <td>Display OFF</td> </tr> <tr> <td>HW Reset</td> <td>Display OFF</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Display OFF	SW Reset	Display OFF	HW Reset	Display OFF				
Status	Default Value																								
Power On Sequence	Display OFF																								
SW Reset	Display OFF																								
HW Reset	Display OFF																								




6.2.20. Column Address Set (2Ah)

2Ah	Column Address Set																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	1	0	1	0	2Ah												
1 st Parameter	1	1	↑	XX	SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8													
2 nd Parameter	1	1	↑	XX	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0													
3 rd Parameter	1	1	↑	XX	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8													
4 th Parameter	1	1	↑	XX	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0													
Description	<p>This command is used to define area of frame memory where MCU can access. This command makes no change on the other driver status. The values of SC [15:0] and EC [15:0] are referred when RAMWR command comes. Each value represents one column line in the Frame Memory.</p> <div style="text-align: center;">  </div>																								
Restriction	<p>SC [15:0] always must be equal to or less than EC [15:0]. When SC [15:0] or EC [15:0] is greater than maximum address like below, data of out of range will be ignored</p> <ol style="list-style-type: none"> 132X162 memory base (GM = '00') (Parameter range: $0 \leq SC [15:0] \leq EC [15:0] \leq 131$ (0083h)): MV="0" (Parameter range: $0 \leq SC [15:0] \leq EC [15:0] \leq 161$ (00A1h)): MV="1") 132X132 memory base (GM = '01') (Parameter range: $0 \leq SC [15:0] \leq EC [15:0] \leq 131$ (0083h)): MV="0" (Parameter range: $0 \leq SC [15:0] \leq EC [15:0] \leq 131$ (0083h)): MV="1") 128X160 memory base (GM = '11') (Parameter range: $0 \leq SC [15:0] \leq EC [15:0] \leq 127$ (007Fh)): MV="0" (Parameter range: $0 \leq SC [15:0] \leq EC [15:0] \leq 159$ (009Fh)): MV="1") 																								
Register Availability	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Status</th> <th style="width: 50%;">Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td style="text-align: center;">Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td style="text-align: center;">Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td style="text-align: center;">Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td style="text-align: center;">Yes</td> </tr> <tr> <td style="text-align: center;">Sleep In</td> <td style="text-align: center;">Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								

Default	GM	Status	Default Value		
			SC	EC (MV=0)	EC (MV=1)
	GM= '00' (132x162 memory base)	Power On Sequence	0000h	0083h (131)	
		SW Reset	0000h	0083h (131)	00A1h (161)
		HW Reset	0000h	0083h (131)	
	GM= '01' (132x132 Memory Base)	Power On Sequence	0000h	0083h (131)	
		SW Reset	0000h	0083h (131)	0083h (131)
		HW Reset	0000h	0083h (131)	
	GM= '11' (128x160 memory base)	Power On Sequence	0000h	007Fh (127)	
		SW Reset	0000h	007Fh (127)	009Fh (159)
HW Reset		0000h	007Fh (127)		

Flow Chart		
	<p>CASET(2Ah)</p>	
	<p>1st Parameter: SC[15:8] 2nd Parameter: SC[7:0] 3rd Parameter: EC[15:8] 4th Parameter: EC[7:0]</p>	
	<p>PASET(2Bh)</p>	
	<p>1st Parameter: SP[15:8] 2nd Parameter: SP[7:0] 3rd Parameter: EP[15:8] 4th Parameter: EP[7:0]</p>	
	<p>RAMWR(2Ch)</p>	
	<p>Image Data D1[17:0], D2[17:0]..Dn[17:0]</p>	
	<p>Any Command</p>	
	<p>If Needed</p>	
	<p>If Needed</p>	

6.2.21. Row Address Set (2Bh)


2Bh	Row Address Set																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	1	0	1	1	2Bh												
1 st Parameter	1	1	↑	XX	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8													
2 nd Parameter	1	1	↑	XX	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0													
3 rd Parameter	1	1	↑	XX	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8													
4 th Parameter	1	1	↑	XX	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0													
Description	<p>This command is used to define area of frame memory where MCU can access. This command makes no change on the other driver status. The values of SP [15:0] and EP [15:0] are referred when RAMWR command comes. Each value represents one Page line in the Frame Memory.</p> <div style="text-align: center;">  </div>																								
Restriction	<p>SP [15:0] always must be equal to or less than EP [15:0].</p> <p>When SP [15:0] or EP [15:0] is greater than maximum address like below, data of out of range will be ignored.</p> <p>3. 132X162 memory base (GM = '00')</p> <p>(Parameter range: 0 < SP [15:0] < EP [15:0] < 161 (00A1h)): MV="0"</p> <p>(Parameter range: 0 < SP [15:0] < EP [15:0] < 131 (0083h)): MV="1"</p> <p>2. 132X132 memory base (GM = '00')</p> <p>(Parameter range: 0 < SP [15:0] < EP [15:0] < 131 (00A1h)): MV="0"</p> <p>(Parameter range: 0 < SP [15:0] < EP [15:0] < 131 (0083h)): MV="1"</p> <p>1. 128X160 memory base (GM = '11')</p> <p>(Parameter range: 0 < SP [15:0] < EP [15:0] < 159 (009Fh)): MV="0"</p> <p>(Parameter range: 0 < SP [15:0] < EP [15:0] < 127 (007Fh)): MV="1"</p>																								
Register Availability	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 70%;">Status</th> <th style="width: 30%;">Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td style="text-align: center;">Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td style="text-align: center;">Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td style="text-align: center;">Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td style="text-align: center;">Yes</td> </tr> <tr> <td style="text-align: center;">Sleep In</td> <td style="text-align: center;">Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								

Default	GM	Status	Default Value		
			SC	EC (MV=0)	EC (MV=1)
	GM= '00' (132x162 memory base)	Power On Sequence	0000h	00A1h (161)	
		SW Reset	0000h	00A1h (161)	0083h (131)
		HW Reset	0000h	00A1h (161)	
	GM= '01' (132x132 Memory Base)	Power On Sequence	0000h	0083h (131)	
		SW Reset	0000h	0083h (131)	0083h (131)
		HW Reset	0000h	0083h (131)	
	GM= '11' (128x160 memory base)	Power On Sequence	0000h	009Fh (159)	
		SW Reset	0000h	009Fh (159)	007Fh (127)
HW Reset		0000h	009Fh (159)		

Flow Chart		


6.2.22. Memory Write (2Ch)

2Ch	Memory Write																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	1	1	0	0	2Ch												
1 st Parameter	1	1	↑	D1 [17:0]																					
:	1	1	↑	Dx [17:0]																					
N th Parameter	1	1	↑	Dn [17:0]																					
Description	This command is used to transfer data from MCU to frame memory. This command makes no change to the other driver status. When this command is accepted, the column register and the page register are reset to the Start Column/Start Page positions. The Start Column/Start Page positions are different in accordance with MADCTL setting.) Then D [17:0] is stored in frame memory and the column register and the page register incremented. Sending any other command can stop frame Write. X = Don't care.																								
Restriction																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Contents of memory is set randomly</td> </tr> <tr> <td>SW Reset</td> <td>Contents of memory is not cleared</td> </tr> <tr> <td>HW Reset</td> <td>Contents of memory is not cleared</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Contents of memory is set randomly	SW Reset	Contents of memory is not cleared	HW Reset	Contents of memory is not cleared				
Status	Default Value																								
Power On Sequence	Contents of memory is set randomly																								
SW Reset	Contents of memory is not cleared																								
HW Reset	Contents of memory is not cleared																								






6.2.23. Memory Read (2Eh)

2Eh	Memory Read																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	0	1	1	1	0	2Eh												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	D1 [17:0]																					
:	1	↑	1	Dx [17:0]																					
(N+1) th Parameter	1	↑	1	Dn [17:0]																					
Description	<p>This command transfers image data from GC9102's frame memory to the host processor starting at the pixel location specified by preceding Column_Address_Set and Row_Address_Set commands.</p> <p>If Memory Access control B5 = 0:</p> <p>The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame memory at (SC, SP). The column register is then incremented and pixels read from the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the page register equals the End Page (EP) value or the host processor sends another command.</p> <p>If Memory Access Control B5 = 1:</p> <p>The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame memory at (SC, SP). The page register is then incremented and pixels read from the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are read from the frame memory until the column register equals the End Column (EC) value or the host processor sends another command.</p>																								
Restriction																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Contents of memory is set randomly</td> </tr> <tr> <td>SW Reset</td> <td>Contents of memory is set randomly</td> </tr> <tr> <td>HW Reset</td> <td>Contents of memory is set randomly</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Contents of memory is set randomly	SW Reset	Contents of memory is set randomly	HW Reset	Contents of memory is set randomly				
Status	Default Value																								
Power On Sequence	Contents of memory is set randomly																								
SW Reset	Contents of memory is set randomly																								
HW Reset	Contents of memory is set randomly																								




6.2.24. Partial Area (30h)

30h	Partial Area												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	0	0	0	0	30h
1 st Parameter	1	1	↑	XX	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	00
2 nd Parameter	1	1	↑	XX	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00
3 rd Parameter	1	1	↑	XX	ER15	ER14	ER13	ER12	ER11	ER10	ER9	ER8	01
4 th Parameter	1	1	↑	XX	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	3F
Description	<p>This command defines the partial mode's display area. There are 2 parameters associated with this command, the first defines the Start Row (SR) and the second the End Row (ER), as illustrated in the figures below. SR and ER refer to the Frame Memory Line Pointer.</p> <p>If End Row > Start Row when ML=0:</p>  <p>If End Row > Start Row when ML=1:</p>  <p>If End Row < Start Row when ML =0:</p>												


	 <p>If End Row = Start Row then the Partial Area will be one row deep. X = Don't care.</p>																													
Restriction																														
Register Availability	<table border="1" data-bbox="402 784 1343 1041"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																	
Status	Availability																													
Normal Mode On, Idle Mode Off, Sleep Out	Yes																													
Normal Mode On, Idle Mode On, Sleep Out	Yes																													
Partial Mode On, Idle Mode Off, Sleep Out	Yes																													
Partial Mode On, Idle Mode On, Sleep Out	Yes																													
Sleep In	Yes																													
Default	<table border="1" data-bbox="450 1142 1327 1400"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="4">Default Value</th> </tr> <tr> <th>SR [15:0]</th> <th colspan="3">ER [15:0]</th> </tr> </thead> <tbody> <tr> <td>GM[1:0]</td> <td>xx</td> <td>GM = '00'</td> <td>GM = '01'</td> <td>GM = '11'</td> </tr> <tr> <td>Power On Sequence</td> <td>16'h0000</td> <td>16'h00A1</td> <td>16'h0083</td> <td>16'h009F</td> </tr> <tr> <td>SW Reset</td> <td>16'h0000</td> <td>16'h00A1</td> <td>16'h0083</td> <td>16'h009F</td> </tr> <tr> <td>HW Reset</td> <td>16'h0000</td> <td>16'h00A1</td> <td>16'h0083</td> <td>16'h009F</td> </tr> </tbody> </table>	Status	Default Value				SR [15:0]	ER [15:0]			GM[1:0]	xx	GM = '00'	GM = '01'	GM = '11'	Power On Sequence	16'h0000	16'h00A1	16'h0083	16'h009F	SW Reset	16'h0000	16'h00A1	16'h0083	16'h009F	HW Reset	16'h0000	16'h00A1	16'h0083	16'h009F
Status	Default Value																													
	SR [15:0]	ER [15:0]																												
GM[1:0]	xx	GM = '00'	GM = '01'	GM = '11'																										
Power On Sequence	16'h0000	16'h00A1	16'h0083	16'h009F																										
SW Reset	16'h0000	16'h00A1	16'h0083	16'h009F																										
HW Reset	16'h0000	16'h00A1	16'h0083	16'h009F																										

Flow Chart


1. To Enter Partial Mode



2. To Leave Partial Mode




6.2.25. Vertical Scrolling Definition (33h)

33h	Vertical Scrolling Definition												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	0	0	1	1	33h
1 st Parameter	1	1	↑	XX	TFA [15:8]							00	
2 nd Parameter	1	1	↑	XX	TFA [7:0]							00	
3 rd Parameter	1	1	↑	XX	VSA [15:8]							00	
4 th Parameter	1	1	↑	XX	VSA [7:0]							A2	
5 th Parameter	1	1	↑	XX	BFA [15:8]							00	
6 th Parameter	1	1	↑	XX	BFA [7:0]							00	
Description	<p>This command defines the Vertical Scrolling Area of the display.</p> <p>When MADCTL B4=0</p> <p>The 1st & 2nd parameter TFA [15:0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).</p> <p>The 3rd & 4th parameter VSA [15:0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area.</p> <p>The 5th & 6th parameter BFA [15:0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display). TFA, VSA and BFA refer to the Frame Memory Line Pointer.</p> 												
	<p>When MADCTL B4=1</p> <p>The 1st & 2nd parameter TFA [15:0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).</p> <p>The 3rd & 4th parameter VSA [15:0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area.</p> <p>The 5th & 6th parameter BFA [15:0] describes the Bottom Fixed Area (in No. of lines from Top of the Frame Memory and Display).</p>												

	<p>X = Don't care.</p>														
<p>Restriction</p>	<p>The condition is $(TFA+VSA+BFA)=132$ in 132RGBx132 (GM="01") The condition is $(TFA+VSA+BFA)=160$ in 128RGBx160 (GM="11") The condition is $(TFA+VSA+BFA)=162$ in 132RGBx162 (GM="00") Otherwise Scrolling mode is undefined. In Vertical Scroll Mode, MADCTR parameter MV should be set to '0', this only affects the Frame Memory Write.</p>														
<p>Register Availability</p>	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
Status	Availability														
Normal Mode On, Idle Mode Off, Sleep Out	Yes														
Normal Mode On, Idle Mode On, Sleep Out	Yes														
Partial Mode On, Idle Mode Off, Sleep Out	Yes														
Partial Mode On, Idle Mode On, Sleep Out	Yes														
Sleep In	Yes														
<p>Default</p>	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>TFA [15:0]</th> <th>VSA [15:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>48'h0000_0000_0000</td> <td>48'h0000_00A2_0000</td> </tr> <tr> <td>SW Reset</td> <td>48'h0000_0000_0000</td> <td>48'h0000_00A2_0000</td> </tr> <tr> <td>HW Reset</td> <td>48'h0000_0000_0000</td> <td>48'h0000_00A2_0000</td> </tr> </tbody> </table>	Status	Default Value		TFA [15:0]	VSA [15:0]	Power On Sequence	48'h0000_0000_0000	48'h0000_00A2_0000	SW Reset	48'h0000_0000_0000	48'h0000_00A2_0000	HW Reset	48'h0000_0000_0000	48'h0000_00A2_0000
Status	Default Value														
	TFA [15:0]	VSA [15:0]													
Power On Sequence	48'h0000_0000_0000	48'h0000_00A2_0000													
SW Reset	48'h0000_0000_0000	48'h0000_00A2_0000													
HW Reset	48'h0000_0000_0000	48'h0000_00A2_0000													


1. To enter Vertical Scroll Mode :

Flow
Chart




Note : The Frame Memory Window size ,must be defined correctly otherwise undesirable image will be displayed.

2.Continuous Scroll :




3.To Leave Vertical Scroll Mode:






Note: Scroll Mode can be left by both the Normal Display Mode ON (13h) and Partial Mode ON (12h) commands.

6.2.26. Tearing Effect Line OFF (34h)

34h	Tearing Effect Line OFF																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	1	0	1	0	0	34h												
Parameter	No Parameter																								
Description	This command is used to turn OFF (Active Low) the Tearing Effect output signal from the TE signal line. X = Don't care.																								
Restriction	This command has no effect when Tearing Effect output is already OFF.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>OFF</td> </tr> <tr> <td>SW Reset</td> <td>OFF</td> </tr> <tr> <td>HW Reset</td> <td>OFF</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	OFF	SW Reset	OFF	HW Reset	OFF				
Status	Default Value																								
Power On Sequence	OFF																								
SW Reset	OFF																								
HW Reset	OFF																								
Flow Chart	 <pre> graph TD A([TE Line Output ON]) --> B[TEOFF(34h)] B --> C([TE Line Output OFF]) </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command: Rectangle Parameter: Trapezoid Display: Rounded rectangle Action: Pointed rectangle Mode: Oval Sequential transfer: Oval with arrow 																								

6.2.27. Tearing Effect Line ON (35h)

35h	Tearing Effect Line ON												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	0	1	0	1	35h
Parameter	1	1	↑	XX	0	0	0	0	0	0	0	M	00
Description	<p>This command is used to turn ON the Tearing Effect output signal from the TE signal line. This output is not affected by changing MADCTL bit B4. The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line.</p> <p>When M=0: The Tearing Effect Output line consists of V-Blanking information only:</p>  <p>When M=1: The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information:</p>  <p>Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low. X = Don't care.</p>												
	Restriction	This command has no effect when Tearing Effect output is already ON											
Register Availability	Status		Availability										
	Normal Mode On, Idle Mode Off, Sleep Out		Yes										
	Normal Mode On, Idle Mode On, Sleep Out		Yes										
	Partial Mode On, Idle Mode Off, Sleep Out		Yes										
	Partial Mode On, Idle Mode On, Sleep Out		Yes										
Sleep In		Yes											
Default	Status		Default Value										
	Power On Sequence		OFF										
	SW Reset		OFF										
	HW Reset		OFF										



6.2.28. Memory Access Ctrl (36h)

36h	Tearing Effect Line ON												HEX
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	
Command	0	1	↑	XX	0	0	1	1	0	1	1	0	36h
Parameter	1	1	↑	XX	MY	MX	MV	ML	BGR	MH	0	0	00

This command defines read/write scanning direction of frame memory.
This command makes no change on the other driver status.

Bit	Name	Description
MY	Row Address Order	These 3 bits control MCU to memory write/read direction.
MX	Column Address Order	
MV	Row / Column Exchange	
ML	Vertical Refresh Order	LCD vertical refresh direction control.
BGR	RGB-BGR Order	Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)
MH	Horizontal Refresh ORDER	LCD horizontal refreshing direction control.

Note: When BGR bit is changed, the new setting is active immediately without update the content in Frame Memory again.
X = Don't care.

Description


MV(Row / Column Exchange bit)="0"

MV(Row / Column Exchange bit)="1"

MV(Vertical refresh order bit)="0"

MV(Vertical refresh order bit)="1"

	<p>BGR(RGB-BGR Order control bit)="0"</p> <p>MH(Horizontal refresh order control bit)="0"</p>	<p>BGR(RGB-BGR Order control bit)="1"</p> <p>MH(Horizontal refresh order control bit)="1"</p>												
<p>Restriction</p>	<p>This command has no effect when Tearing Effect output is already ON</p>													
<p>Register Availability</p>	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability													
Normal Mode On, Idle Mode Off, Sleep Out	Yes													
Normal Mode On, Idle Mode On, Sleep Out	Yes													
Partial Mode On, Idle Mode Off, Sleep Out	Yes													
Partial Mode On, Idle Mode On, Sleep Out	Yes													
Sleep In	Yes													
<p>Default</p>	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h00h</td> </tr> <tr> <td>SW Reset</td> <td>No change</td> </tr> <tr> <td>HW Reset</td> <td>8'h00h</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	8'h00h	SW Reset	No change	HW Reset	8'h00h				
Status	Default Value													
Power On Sequence	8'h00h													
SW Reset	No change													
HW Reset	8'h00h													



6.2.29. Vertical Scrolling Start Address (37h)

37h	VSCRSADD (Vertical Scrolling Start Address)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	0	1	1	1	37h
1 st Parameter	1	1	↑	XX	00							00	
2 nd Parameter	1	1	↑	XX	SSA [7:0]							00	
Description	<p>This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode. The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:</p> <p>When MADCTL B4=0</p> <p>Example: When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 162 and VSP='3'.</p> <div style="text-align: center;"> </div> <p>When MADCTL B4=1</p> <p>Example: When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 162 and VSP='3'.</p> <div style="text-align: center;"> </div> <p><i>Note: (1) When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect. VSP refers to the Frame Memory line Pointer.</i></p> <p><i>(2) This command is ignored when the GC9102 enters Partial mode.</i></p> <p>X = Don't care</p>												
	Restriction	This command has no effect when Tearing Effect output is already ON											


<p>Register Availability</p>	<table border="1"> <thead> <tr> <th data-bbox="403 324 1007 365">Status</th> <th data-bbox="1007 324 1345 365">Availability</th> </tr> </thead> <tbody> <tr> <td data-bbox="403 365 1007 405">Normal Mode On, Idle Mode Off, Sleep Out</td> <td data-bbox="1007 365 1345 405">Yes</td> </tr> <tr> <td data-bbox="403 405 1007 445">Normal Mode On, Idle Mode On, Sleep Out</td> <td data-bbox="1007 405 1345 445">Yes</td> </tr> <tr> <td data-bbox="403 445 1007 486">Partial Mode On, Idle Mode Off, Sleep Out</td> <td data-bbox="1007 445 1345 486">No</td> </tr> <tr> <td data-bbox="403 486 1007 526">Partial Mode On, Idle Mode On, Sleep Out</td> <td data-bbox="1007 486 1345 526">No</td> </tr> <tr> <td data-bbox="403 526 1007 566">Sleep In</td> <td data-bbox="1007 526 1345 566">Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	No	Partial Mode On, Idle Mode On, Sleep Out	No	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	No												
Partial Mode On, Idle Mode On, Sleep Out	No												
Sleep In	Yes												
<p>Default</p>	<table border="1"> <thead> <tr> <th data-bbox="408 667 722 750" rowspan="2">Status</th> <th data-bbox="722 667 1350 707">Default Value</th> </tr> <tr> <th data-bbox="722 707 1350 750">VSP [7:0]</th> </tr> </thead> <tbody> <tr> <td data-bbox="408 750 722 790">Power On Sequence</td> <td data-bbox="722 750 1350 790">8'h00</td> </tr> <tr> <td data-bbox="408 790 722 831">SW Reset</td> <td data-bbox="722 790 1350 831">8'h00</td> </tr> <tr> <td data-bbox="408 831 722 871">HW Reset</td> <td data-bbox="722 831 1350 871">8'h00</td> </tr> </tbody> </table>	Status	Default Value	VSP [7:0]	Power On Sequence	8'h00	SW Reset	8'h00	HW Reset	8'h00			
Status	Default Value												
	VSP [7:0]												
Power On Sequence	8'h00												
SW Reset	8'h00												
HW Reset	8'h00												
<p>Flow Chart</p>	<p>See Vertical Scrolling Definition (33h) description.</p>												

6.2.30. Idle Mode OFF (38h)

38h	Idle Mode OFF																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	0	0	1	1	1	0	0	0	38h												
Parameter	No Parameter																								
Description	This command is used to recover from Idle mode on. In the idle off mode, LCD can display maximum 262,144 colors. X = Don't care.																								
Restriction	This command has no effect when module is already in idle off mode.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Idle mode OFF</td> </tr> <tr> <td>SW Reset</td> <td>Idle mode OFF</td> </tr> <tr> <td>HW Reset</td> <td>Idle mode OFF</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Idle mode OFF	SW Reset	Idle mode OFF	HW Reset	Idle mode OFF				
Status	Default Value																								
Power On Sequence	Idle mode OFF																								
SW Reset	Idle mode OFF																								
HW Reset	Idle mode OFF																								
Flow Chart	<pre> graph TD A([Idle mode on]) --> B[/IDMOFF(38h)/] B --> C([Idle mode off]) </pre>																								


6.2.31. Idle Mode ON (39h)

39h	Idle Mode ON																																																																																																																																																																														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																																																																																																																		
Command	0	1	↑	XX	0	0	1	1	1	0	0	1	39h																																																																																																																																																																		
Parameter	No Parameter																																																																																																																																																																														
Description	<p>This command is used to enter into Idle mode on.</p> <p>In the idle on mode, color expression is reduced. The primary and the secondary colors using MSB of each R, G and B in the Frame Memory, 8 color depth data is displayed.</p>																																																																																																																																																																														
	<div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;"> <p>Memory</p> </div> <div style="font-size: 2em;">→</div> <div style="text-align: center;"> <p>Panel Display</p> </div> </div> <table border="1" style="margin-top: 10px; width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th></th> <th colspan="12">Memory Contents vs. Display Color</th> </tr> <tr> <th></th> <th>R5</th><th>R4</th><th>R3</th><th>R2</th><th>R1</th> <th>G5</th><th>G4</th><th>G3</th><th>G2</th> <th>B5</th><th>B4</th><th>B3</th><th>B2</th><th>B1</th> </tr> <tr> <th></th> <th colspan="5">R0</th> <th colspan="2">G1</th> <th colspan="2">G0</th> <th colspan="5">B0</th> </tr> </thead> <tbody> <tr> <td>Black</td> <td colspan="5">0XXXXX</td> <td colspan="2">0XXXXX</td> <td colspan="2">0XXXXX</td> <td colspan="5">0XXXXX</td> </tr> <tr> <td>Blue</td> <td colspan="5">0XXXXX</td> <td colspan="2">0XXXXX</td> <td colspan="2">1XXXXX</td> <td colspan="5">1XXXXX</td> </tr> <tr> <td>Red</td> <td colspan="5">1XXXXX</td> <td colspan="2">0XXXXX</td> <td colspan="2">0XXXXX</td> <td colspan="5">0XXXXX</td> </tr> <tr> <td>Magenta</td> <td colspan="5">1XXXXX</td> <td colspan="2">0XXXXX</td> <td colspan="2">1XXXXX</td> <td colspan="5">1XXXXX</td> </tr> <tr> <td>Green</td> <td colspan="5">0XXXXX</td> <td colspan="2">1XXXXX</td> <td colspan="2">0XXXXX</td> <td colspan="5">0XXXXX</td> </tr> <tr> <td>Cyan</td> <td colspan="5">0XXXXX</td> <td colspan="2">1XXXXX</td> <td colspan="2">1XXXXX</td> <td colspan="5">1XXXXX</td> </tr> <tr> <td>Yellow</td> <td colspan="5">1XXXXX</td> <td colspan="2">1XXXXX</td> <td colspan="2">0XXXXX</td> <td colspan="5">0XXXXX</td> </tr> <tr> <td>White</td> <td colspan="5">1XXXXX</td> <td colspan="2">1XXXXX</td> <td colspan="2">1XXXXX</td> <td colspan="5">1XXXXX</td> </tr> </tbody> </table> <p>X = Don't care.</p>														Memory Contents vs. Display Color													R5	R4	R3	R2	R1	G5	G4	G3	G2	B5	B4	B3	B2	B1		R0					G1		G0		B0					Black	0XXXXX					0XXXXX		0XXXXX		0XXXXX					Blue	0XXXXX					0XXXXX		1XXXXX		1XXXXX					Red	1XXXXX					0XXXXX		0XXXXX		0XXXXX					Magenta	1XXXXX					0XXXXX		1XXXXX		1XXXXX					Green	0XXXXX					1XXXXX		0XXXXX		0XXXXX					Cyan	0XXXXX					1XXXXX		1XXXXX		1XXXXX					Yellow	1XXXXX					1XXXXX		0XXXXX		0XXXXX					White	1XXXXX					1XXXXX		1XXXXX		1XXXXX			
	Memory Contents vs. Display Color																																																																																																																																																																														
	R5	R4	R3	R2	R1	G5	G4	G3	G2	B5	B4	B3	B2	B1																																																																																																																																																																	
	R0					G1		G0		B0																																																																																																																																																																					
Black	0XXXXX					0XXXXX		0XXXXX		0XXXXX																																																																																																																																																																					
Blue	0XXXXX					0XXXXX		1XXXXX		1XXXXX																																																																																																																																																																					
Red	1XXXXX					0XXXXX		0XXXXX		0XXXXX																																																																																																																																																																					
Magenta	1XXXXX					0XXXXX		1XXXXX		1XXXXX																																																																																																																																																																					
Green	0XXXXX					1XXXXX		0XXXXX		0XXXXX																																																																																																																																																																					
Cyan	0XXXXX					1XXXXX		1XXXXX		1XXXXX																																																																																																																																																																					
Yellow	1XXXXX					1XXXXX		0XXXXX		0XXXXX																																																																																																																																																																					
White	1XXXXX					1XXXXX		1XXXXX		1XXXXX																																																																																																																																																																					
Restriction	This command has no effect when module is already in idle off mode.																																																																																																																																																																														
Register Availability	Status						Availability																																																																																																																																																																								
	Normal Mode On, Idle Mode Off, Sleep Out						Yes																																																																																																																																																																								
	Normal Mode On, Idle Mode On, Sleep Out						Yes																																																																																																																																																																								
	Partial Mode On, Idle Mode Off, Sleep Out						Yes																																																																																																																																																																								
	Partial Mode On, Idle Mode On, Sleep Out						Yes																																																																																																																																																																								
Sleep In						Yes																																																																																																																																																																									

<p>Default</p>	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Idle mode OFF</td> </tr> <tr> <td>SW Reset</td> <td>Idle mode OFF</td> </tr> <tr> <td>HW Reset</td> <td>Idle mode OFF</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	Idle mode OFF	SW Reset	Idle mode OFF	HW Reset	Idle mode OFF
Status	Default Value								
Power On Sequence	Idle mode OFF								
SW Reset	Idle mode OFF								
HW Reset	Idle mode OFF								
<p>Flow Chart</p>	 <pre> graph TD A([Idle mode off]) --> B[/IDMON(39h)/] B --> C([Idle mode on]) </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command: Trapezoid Parameter: Parallelogram Display: Rounded rectangle Action: Pointed rectangle Mode: Oval Sequential transfer: Oval with arrow 								


6.2.32. COLMOD: Pixel Format Set (3Ah)

3Ah	Pixel Format Set												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	1	0	1	0	3Ah
Parameter	1	1	↑	XX	X	X	X	X	X	IFPF [2:0]		06H	
Description	This command sets the pixel format for the RGB image data used by the interface. IFPF [2:0] is the pixel format of MCU interface. The pixel format is shown in the table below.												
	IFPF [2:0]			MCU Interface Format									
	0	0	1	12 bits / pixel									
	1	0	1	16 bits / pixel									
	1	1	0	18 bits / pixel									
others			Reserved										
X = Don't care.													
Restriction	This command has no effect when module is already in idle off mode.												
Register Availability	Status						Availability						
	Normal Mode On, Idle Mode Off, Sleep Out						Yes						
	Normal Mode On, Idle Mode On, Sleep Out						Yes						
	Partial Mode On, Idle Mode Off, Sleep Out						Yes						
	Partial Mode On, Idle Mode On, Sleep Out						Yes						
	Sleep In						Yes						
Default	Status				Default Value								
					DPI [2:0]				IFPF [2:0]				
	Power On Sequence				3'b110				3'b110				
	SW Reset				No Change				No Change				
	HW Reset				3'b110				3'b110				




6.2.33. Read ID1 (DAh)

DAh	Read ID1												HEX												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0													
Command	0	1	↑	XX	1	1	0	1	1	0	1	0	DAh												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	XX	ID1 [7:0]							7C													
Description	<p>This read byte identifies the LCD module's manufacturer ID and it is specified by User</p> <p>The 1st parameter is dummy data.</p> <p>The 2nd parameter is LCD module's manufacturer ID.</p> <p>The ID2 can be programmed by MTP function.</p> <p>X = Don't care</p>																								
Restriction	None																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value (Before MTP program)</th> <th>Default Value (After MTP program)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h7Ch</td> <td>MTP value</td> </tr> <tr> <td>SW Reset</td> <td>8'h7Ch</td> <td>MTP value</td> </tr> <tr> <td>HW Reset</td> <td>8'h7Ch</td> <td>MTP value</td> </tr> </tbody> </table>													Status	Default Value (Before MTP program)	Default Value (After MTP program)	Power On Sequence	8'h7Ch	MTP value	SW Reset	8'h7Ch	MTP value	HW Reset	8'h7Ch	MTP value
Status	Default Value (Before MTP program)	Default Value (After MTP program)																							
Power On Sequence	8'h7Ch	MTP value																							
SW Reset	8'h7Ch	MTP value																							
HW Reset	8'h7Ch	MTP value																							
Flow Chart																									




6.2.34. Read ID2 (DBh)

DBh	Read ID2																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	1	1	0	1	1	0	1	1	DBh												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	XX	ID2 [7:0]							89													
Description	<p>This read byte is used to track the LCD module/driver version. It is defined by display supplier (with User's agreement) and changes each time a revision is made to the display, material or construction specifications.</p> <p>The 1st parameter is dummy data.</p> <p>The 2nd parameter is LCD module/driver version ID and the ID parameter range is from 80h to FFh.</p> <p>The ID2 can be programmed by MTP function.</p> <p>X = Don't care</p>																								
Restriction	None																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value (Before MTP program)</th> <th>Default Value (After MTP program)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h89</td> <td>MTP value</td> </tr> <tr> <td>SW Reset</td> <td>8'h89</td> <td>MTP value</td> </tr> <tr> <td>HW Reset</td> <td>8'h89</td> <td>MTP value</td> </tr> </tbody> </table>													Status	Default Value (Before MTP program)	Default Value (After MTP program)	Power On Sequence	8'h89	MTP value	SW Reset	8'h89	MTP value	HW Reset	8'h89	MTP value
Status	Default Value (Before MTP program)	Default Value (After MTP program)																							
Power On Sequence	8'h89	MTP value																							
SW Reset	8'h89	MTP value																							
HW Reset	8'h89	MTP value																							



6.2.35. Read ID3 (DCh)

DCh	Read ID3																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	XX	1	1	0	1	1	1	0	0	DCh												
1 st Parameter	1	↑	1	XX	X	X	X	X	X	X	X	X	X												
2 nd Parameter	1	↑	1	XX	ID3 [7:0]							F0													
Description	<p>This read byte is used to track the LCD module/driver version. It is defined by display supplier (with User's agreement) and changes each time a revision is made to the display, material or construction specifications.</p> <p>The 1st parameter is dummy data.</p> <p>The 2nd parameter is LCD module/driver version ID and the ID parameter range is from 80h to FFh.</p> <p>The ID3 can be programmed by MTP function.</p> <p>X = Don't care</p>																								
Restriction	None																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value (Before MTP program)</th> <th>Default Value (After MTP program)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'hF0</td> <td>MTP value</td> </tr> <tr> <td>SW Reset</td> <td>8'hF0</td> <td>MTP value</td> </tr> <tr> <td>HW Reset</td> <td>8'hF0</td> <td>MTP value</td> </tr> </tbody> </table>													Status	Default Value (Before MTP program)	Default Value (After MTP program)	Power On Sequence	8'hF0	MTP value	SW Reset	8'hF0	MTP value	HW Reset	8'hF0	MTP value
Status	Default Value (Before MTP program)	Default Value (After MTP program)																							
Power On Sequence	8'hF0	MTP value																							
SW Reset	8'hF0	MTP value																							
HW Reset	8'hF0	MTP value																							




6.3. Description of Level 2 Command

6.3.1. Display Inversion Control (B4h)


E1h	Frame Rate and Display Inversion Control												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	1	0	0	0	0	1	E1h
1 st Parameter	1	1	↑	XX	0	0	0	0	1	NLA	NLB	NLC	07
Description	Display inversion mode set												
	NLA: Inversion setting in full colors normal mode(Normal mode on)												
					NLA		Inversion						
					0		Line inversion						
					1		Frame inversion						
	NLB: Inversion setting in Idle mode (Idle mode on)												
					NLB		Inversion						
					0		Line inversion						
					1		Frame inversion						
	NLC: inversion setting in partial mode (partial mode on / Idle mode off)												
				NLC		Inversion							
				0		Line inversion							
				1		Frame inversion							
Restriction	Inter_command should be set high to enable this command												
Register Availability							Status			Availability			
							Normal Mode On, Idle Mode Off, Sleep Out			Yes			
							Normal Mode On, Idle Mode On, Sleep Out			Yes			
							Partial Mode On, Idle Mode Off, Sleep Out			Yes			
							Partial Mode On, Idle Mode On, Sleep Out			Yes			
							Sleep In			Yes			
Default					Status		Default Value						
							INV_CTL						
					Power On Sequence		3'h7						
					SW Reset		3'h7						
					HW Reset		3'h7						

6.4. Description of Level 3 Command

6.4.1. Inter register enable 1 (FEh)

FEh	Inter register enable 1																							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
Command	0	1	↑	XX	1	1	1	1	1	1	1	0	FEh											
Parameter	No Parameter																							
Description	<p>This command is used for Inter_command controlling.</p> <p>To set Inter_command high, you should write Inter register enable 1 (FEh) and Inter register enable 2 (EFh) continuously.</p> <p>Once Inter_command is set high, only hardware or software reset can turn it to low.</p> <div style="text-align: center;">  </div>																							
Restriction																								
Register Availability	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Default																								

6.4.2. Inter register enable 2 (EFh)

EFh	Inter register enable 2																							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
Command	0	1	↑	XX	1	1	1	0	1	1	1	1	EFh											
Parameter	No Parameter																							
Description	<p>This command is used for Inter_command controlling. To set Inter_command high, you should write Inter register enable 1 (FEh) and Inter register enable 2 (EFh) continuously. Once Inter_command is set high, only hardware or software reset can turn it to low.</p> 																							
Restriction																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Default																								

6.4.3. Frame Rate (A3h)

A3h	Frame Rate and Display Inversion Control												HEX																								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0																									
Command	0	1	↑	XX	1	0	1	0	0	1	0	1	A3h																								
1 st Parameter	1	1	↑	XX	0	RTN1 [6:0]						16h																									
2 nd Parameter	1	1	↑	XX	RTN_SEL	RTN2 [6:0]						16h																									
3 rd Parameter	1	1	↑	XX	0	RTN3 [6:0]						16h																									
Description	RTN_SEL: select RTN																																				
	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>RTN_SEL</th> <th>RTN</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>rtn1, rtn2 , rtn3 all effect</td> </tr> <tr> <td>0</td> <td>Only rtn1 effect</td> </tr> </tbody> </table> <p>RTN1/RTN2/RTN3 [6:0] Set the frame rate when the internal resistor is used for oscillator circuit.</p> <p>If rtn_sel = 0 ,only RTN1 effect Frame rate = (64+3 * RTN1)/(131*64)</p> <p>If rtn_sel = 1, RTN1,RTN2,RTN3 all effect Frame Rate = (64+ RTN1+RTN2+RTN3)/(131*64)</p>													RTN_SEL	RTN	1	rtn1, rtn2 , rtn3 all effect	0	Only rtn1 effect																		
RTN_SEL	RTN																																				
1	rtn1, rtn2 , rtn3 all effect																																				
0	Only rtn1 effect																																				
Restriction	Inter_command should be set high to enable this command																																				
Register Availability	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes												
	Status	Availability																																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																				
Partial Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
Default	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="4">Default Value</th> </tr> <tr> <th>RTN_SEL</th> <th>RTN1[6:0]</th> <th>RTN2[6:0]</th> <th>RTN3[6:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>1'b0</td> <td>6'h16</td> <td>6'h16</td> <td>6'h16</td> </tr> <tr> <td>SW Reset</td> <td>1'b0</td> <td>6'h16</td> <td>6'h16</td> <td>6'h16</td> </tr> <tr> <td>HW Reset</td> <td>1'b0</td> <td>6'h16</td> <td>6'h16</td> <td>6'h16</td> </tr> </tbody> </table>													Status	Default Value				RTN_SEL	RTN1[6:0]	RTN2[6:0]	RTN3[6:0]	Power On Sequence	1'b0	6'h16	6'h16	6'h16	SW Reset	1'b0	6'h16	6'h16	6'h16	HW Reset	1'b0	6'h16	6'h16	6'h16
Status	Default Value																																				
	RTN_SEL	RTN1[6:0]	RTN2[6:0]	RTN3[6:0]																																	
Power On Sequence	1'b0	6'h16	6'h16	6'h16																																	
SW Reset	1'b0	6'h16	6'h16	6'h16																																	
HW Reset	1'b0	6'h16	6'h16	6'h16																																	

6.4.4. Power Control 1 (A4h)

A4h	Power control 1																																																																																																										
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																																														
Command	0	1	↑	XX	1	0	1	0	0	1	0	0	A4h																																																																																														
1 st Parameter	1	1	1	XX	VCIRE	X	VRH[5:0]						16																																																																																														
Description	<p>VRH [5:0] Set the voltage level value to output the VREG1OUT level, which is a reference level for the VCOM level and the grayscale voltage level.</p> <p>VCIRE: Select the external reference voltage VDD or internal reference voltage V22.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>VCIRE=0</td> <td>Internal reference voltage 2.2V (default)</td> </tr> <tr> <td>VCIRE =1</td> <td>External reference voltage VDD</td> </tr> </table> <p>When Vcire =0</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>VRH[5:0]</th> <th>VREG1OUT</th> <th>VRH[5:0]</th> <th>VREG1OUT</th> </tr> </thead> <tbody> <tr><td>6'h00</td><td>3.406</td><td>6'h16</td><td>4.507</td></tr> <tr><td>6'h01</td><td>3.456</td><td>6'h17</td><td>4.557</td></tr> <tr><td>6'h02</td><td>3.506</td><td>6'h18</td><td>4.607</td></tr> <tr><td>6'h03</td><td>3.556</td><td>6'h19</td><td>4.658</td></tr> <tr><td>6'h04</td><td>3.606</td><td>6'h1a</td><td>4.708</td></tr> <tr><td>6'h05</td><td>3.656</td><td>6'h1b</td><td>4.758</td></tr> <tr><td>6'h06</td><td>3.706</td><td>6'h1c</td><td>4.808</td></tr> <tr><td>6'h07</td><td>3.756</td><td>6'h1d</td><td>4.858</td></tr> <tr><td>6'h08</td><td>3.806</td><td>6'h1e</td><td>4.908</td></tr> <tr><td>6'h09</td><td>3.856</td><td>6'h1f</td><td>4.958</td></tr> <tr><td>6'h0a</td><td>3.906</td><td>6'h20</td><td>5.008</td></tr> <tr><td>6'h0b</td><td>3.956</td><td>6'h21</td><td>5.058</td></tr> <tr><td>6'h0c</td><td>4.007</td><td>6'h22</td><td>5.108</td></tr> <tr><td>6'h0d</td><td>4.057</td><td>6'h23</td><td>5.158</td></tr> <tr><td>6'h0e</td><td>4.107</td><td>6'h24</td><td>5.208</td></tr> <tr><td>6'h0f</td><td>4.157</td><td>6'h25</td><td>5.259</td></tr> <tr><td>6'h10</td><td>4.207</td><td>6'h26</td><td>5.309</td></tr> <tr><td>6'h11</td><td>4.257</td><td>6'h27</td><td>5.359</td></tr> <tr><td>6'h12</td><td>4.307</td><td>6'h28</td><td>5.409</td></tr> <tr><td>6'h13</td><td>4.357</td><td>6'h29</td><td>5.459</td></tr> <tr><td>6'h14</td><td>4.407</td><td rowspan="2">6'h2a~6'h3f</td><td rowspan="2">N/A</td></tr> <tr><td>6'h15</td><td>4.457</td></tr> </tbody> </table>													VCIRE=0	Internal reference voltage 2.2V (default)	VCIRE =1	External reference voltage VDD	VRH[5:0]	VREG1OUT	VRH[5:0]	VREG1OUT	6'h00	3.406	6'h16	4.507	6'h01	3.456	6'h17	4.557	6'h02	3.506	6'h18	4.607	6'h03	3.556	6'h19	4.658	6'h04	3.606	6'h1a	4.708	6'h05	3.656	6'h1b	4.758	6'h06	3.706	6'h1c	4.808	6'h07	3.756	6'h1d	4.858	6'h08	3.806	6'h1e	4.908	6'h09	3.856	6'h1f	4.958	6'h0a	3.906	6'h20	5.008	6'h0b	3.956	6'h21	5.058	6'h0c	4.007	6'h22	5.108	6'h0d	4.057	6'h23	5.158	6'h0e	4.107	6'h24	5.208	6'h0f	4.157	6'h25	5.259	6'h10	4.207	6'h26	5.309	6'h11	4.257	6'h27	5.359	6'h12	4.307	6'h28	5.409	6'h13	4.357	6'h29	5.459	6'h14	4.407	6'h2a~6'h3f	N/A	6'h15	4.457
	VCIRE=0	Internal reference voltage 2.2V (default)																																																																																																									
	VCIRE =1	External reference voltage VDD																																																																																																									
	VRH[5:0]	VREG1OUT	VRH[5:0]	VREG1OUT																																																																																																							
	6'h00	3.406	6'h16	4.507																																																																																																							
	6'h01	3.456	6'h17	4.557																																																																																																							
	6'h02	3.506	6'h18	4.607																																																																																																							
	6'h03	3.556	6'h19	4.658																																																																																																							
	6'h04	3.606	6'h1a	4.708																																																																																																							
	6'h05	3.656	6'h1b	4.758																																																																																																							
	6'h06	3.706	6'h1c	4.808																																																																																																							
	6'h07	3.756	6'h1d	4.858																																																																																																							
	6'h08	3.806	6'h1e	4.908																																																																																																							
	6'h09	3.856	6'h1f	4.958																																																																																																							
	6'h0a	3.906	6'h20	5.008																																																																																																							
6'h0b	3.956	6'h21	5.058																																																																																																								
6'h0c	4.007	6'h22	5.108																																																																																																								
6'h0d	4.057	6'h23	5.158																																																																																																								
6'h0e	4.107	6'h24	5.208																																																																																																								
6'h0f	4.157	6'h25	5.259																																																																																																								
6'h10	4.207	6'h26	5.309																																																																																																								
6'h11	4.257	6'h27	5.359																																																																																																								
6'h12	4.307	6'h28	5.409																																																																																																								
6'h13	4.357	6'h29	5.459																																																																																																								
6'h14	4.407	6'h2a~6'h3f	N/A																																																																																																								
6'h15	4.457																																																																																																										

When Vcire=1

VRH[5:0]	VREG1OUT	VRH[5:0]	VREG1OUT
6'h00	3.256	6'h16	4.357
6'h01	3.306	6'h17	4.407
6'h02	3.356	6'h18	4.457
6'h03	3.406	6'h19	4.507
6'h04	3.456	6'h1a	4.557
6'h05	3.506	6'h1b	4.607
6'h06	3.556	6'h1c	4.658
6'h07	3.606	6'h1d	4.708
6'h08	3.656	6'h1e	4.758
6'h09	3.706	6'h1f	4.808
6'h0a	3.756	6'h20	4.858
6'h0b	3.806	6'h21	4.908
6'h0c	3.856	6'h22	4.958
6'h0d	3.906	6'h23	5.008
6'h0e	3.956	6'h24	5.058
6'h0f	4.007	6'h25	5.108
6'h10	4.057	6'h26	5.158
6'h11	4.107	6'h27	5.208
6'h12	4.157	6'h28	5.259
6'h13	4.207	6'h29	5.309
6'h14	4.257	6'h2a~6'h3f	N/A
6'h15	4.307		

Restriction

Inter_command should be set high to enable this command

Default

Status	Default Value	
	VCIRE	VRH[3:0]
Power On Sequence	1'b0	6'h16
SW Reset	1'b0	6'h16
HW Reset	1'b0	6'h16

6.4.5. Power Control 2 (EDh)

EDh	Power control 2												HEX																																																																																																
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0																																																																																																	
Command	0	1	↑	XX	1	1	1	0	1	1	0	1	EDh																																																																																																
1 st Parameter	1	1	↑	XX	DC1[3:0]				DC0[3:0]				11																																																																																																
2 nd Parameter	1	1	↑	XX	0	0	0	0	DC2[3:0]				06																																																																																																
Description	<p>DC0 [2:0]: Selects the operating frequency of the ddvdh_clk. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumption. Adjust the frequency taking the trade-off between the display quality and the current consumption into account.</p> <p>DC1 [2:0]: Selects the operating frequency of the vcl_clk. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumption. Adjust the frequency taking the trade-off between the display quality and the current consumption into account.</p> <p>DC2 [2:0]: Selects the operating frequency of the vgh_vgl_clk. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumption. Adjust the frequency taking the trade-off between the display quality and the current consumption into account.</p> <table border="1" style="margin-left: 40px;"> <thead> <tr> <th>DC0 [3:0]</th> <th>ddvdh_clk frequency</th> <th>DC1 [3:0]</th> <th>vcl_clk frequency</th> <th>DC2 [3:0]</th> <th>vgh_vgl_clk frequency</th> </tr> </thead> <tbody> <tr><td>16'h0</td><td>Fosc/2</td><td>16'h0</td><td>Fosc/2</td><td>16'h0</td><td>Fosc/2</td></tr> <tr><td>16'h1</td><td>Fosc/3</td><td>16'h1</td><td>Fosc/3</td><td>16'h1</td><td>Fosc/3</td></tr> <tr><td>16'h2</td><td>Fosc/4</td><td>16'h2</td><td>Fosc/4</td><td>16'h2</td><td>Fosc/4</td></tr> <tr><td>16'h3</td><td>Fosc/5</td><td>16'h3</td><td>Fosc/5</td><td>16'h3</td><td>Fosc/5</td></tr> <tr><td>16'h4</td><td>Fosc/6</td><td>16'h4</td><td>Fosc/6</td><td>16'h4</td><td>Fosc/6</td></tr> <tr><td>16'h5</td><td>Fosc/7</td><td>16'h5</td><td>Fosc/7</td><td>16'h5</td><td>Fosc/7</td></tr> <tr><td>16'h6</td><td>Fosc/8</td><td>16'h6</td><td>Fosc/8</td><td>16'h6</td><td>Fosc/8</td></tr> <tr><td>16'h7</td><td>Fosc/9</td><td>16'h7</td><td>Fosc/9</td><td>16'h7</td><td>Fosc/9</td></tr> <tr><td>16'h8</td><td>Fosc/10</td><td>16'h8</td><td>Fosc/10</td><td>16'h8</td><td>Fosc/10</td></tr> <tr><td>16'h9</td><td>Fosc/12</td><td>16'h9</td><td>Fosc/12</td><td>16'h9</td><td>Fosc/12</td></tr> <tr><td>16'hA</td><td>Fosc/16</td><td>16'hA</td><td>Fosc/16</td><td>16'hA</td><td>Fosc/16</td></tr> <tr><td>16'hB</td><td>Fosc/20</td><td>16'hB</td><td>Fosc/20</td><td>16'hB</td><td>Fosc/20</td></tr> <tr><td>16'hC</td><td>Fosc/30</td><td>16'hC</td><td>Fosc/30</td><td>16'hC</td><td>Fosc/30</td></tr> <tr><td>16'hD</td><td>Fosc/60</td><td>16'hD</td><td>Fosc/60</td><td>16'hD</td><td>Fosc/60</td></tr> <tr><td>Other</td><td>Fosc/3</td><td>Other</td><td>Fosc/3</td><td>Other</td><td>Fosc/3</td></tr> </tbody> </table>													DC0 [3:0]	ddvdh_clk frequency	DC1 [3:0]	vcl_clk frequency	DC2 [3:0]	vgh_vgl_clk frequency	16'h0	Fosc/2	16'h0	Fosc/2	16'h0	Fosc/2	16'h1	Fosc/3	16'h1	Fosc/3	16'h1	Fosc/3	16'h2	Fosc/4	16'h2	Fosc/4	16'h2	Fosc/4	16'h3	Fosc/5	16'h3	Fosc/5	16'h3	Fosc/5	16'h4	Fosc/6	16'h4	Fosc/6	16'h4	Fosc/6	16'h5	Fosc/7	16'h5	Fosc/7	16'h5	Fosc/7	16'h6	Fosc/8	16'h6	Fosc/8	16'h6	Fosc/8	16'h7	Fosc/9	16'h7	Fosc/9	16'h7	Fosc/9	16'h8	Fosc/10	16'h8	Fosc/10	16'h8	Fosc/10	16'h9	Fosc/12	16'h9	Fosc/12	16'h9	Fosc/12	16'hA	Fosc/16	16'hA	Fosc/16	16'hA	Fosc/16	16'hB	Fosc/20	16'hB	Fosc/20	16'hB	Fosc/20	16'hC	Fosc/30	16'hC	Fosc/30	16'hC	Fosc/30	16'hD	Fosc/60	16'hD	Fosc/60	16'hD	Fosc/60	Other	Fosc/3	Other	Fosc/3	Other	Fosc/3
	DC0 [3:0]	ddvdh_clk frequency	DC1 [3:0]	vcl_clk frequency	DC2 [3:0]	vgh_vgl_clk frequency																																																																																																							
	16'h0	Fosc/2	16'h0	Fosc/2	16'h0	Fosc/2																																																																																																							
	16'h1	Fosc/3	16'h1	Fosc/3	16'h1	Fosc/3																																																																																																							
	16'h2	Fosc/4	16'h2	Fosc/4	16'h2	Fosc/4																																																																																																							
	16'h3	Fosc/5	16'h3	Fosc/5	16'h3	Fosc/5																																																																																																							
	16'h4	Fosc/6	16'h4	Fosc/6	16'h4	Fosc/6																																																																																																							
	16'h5	Fosc/7	16'h5	Fosc/7	16'h5	Fosc/7																																																																																																							
	16'h6	Fosc/8	16'h6	Fosc/8	16'h6	Fosc/8																																																																																																							
	16'h7	Fosc/9	16'h7	Fosc/9	16'h7	Fosc/9																																																																																																							
	16'h8	Fosc/10	16'h8	Fosc/10	16'h8	Fosc/10																																																																																																							
	16'h9	Fosc/12	16'h9	Fosc/12	16'h9	Fosc/12																																																																																																							
	16'hA	Fosc/16	16'hA	Fosc/16	16'hA	Fosc/16																																																																																																							
	16'hB	Fosc/20	16'hB	Fosc/20	16'hB	Fosc/20																																																																																																							
	16'hC	Fosc/30	16'hC	Fosc/30	16'hC	Fosc/30																																																																																																							
16'hD	Fosc/60	16'hD	Fosc/60	16'hD	Fosc/60																																																																																																								
Other	Fosc/3	Other	Fosc/3	Other	Fosc/3																																																																																																								

Restriction	Inter_command should be set high to enable this command																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>			Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes							
Status	Availability																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																					
Partial Mode On, Idle Mode Off, Sleep Out	Yes																					
Partial Mode On, Idle Mode On, Sleep Out	Yes																					
Sleep In	Yes																					
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="3">Default Value</th> </tr> <tr> <th>DC0 [3:0]</th> <th>DC1[3:0]</th> <th>DC2 [3:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>4'h1</td> <td>4'h1</td> <td>4'h6</td> </tr> <tr> <td>SW Reset</td> <td>4'h1</td> <td>4'h1</td> <td>4'h6</td> </tr> <tr> <td>HW Reset</td> <td>4'h1</td> <td>4'h1</td> <td>4'h6</td> </tr> </tbody> </table>			Status	Default Value			DC0 [3:0]	DC1[3:0]	DC2 [3:0]	Power On Sequence	4'h1	4'h1	4'h6	SW Reset	4'h1	4'h1	4'h6	HW Reset	4'h1	4'h1	4'h6
Status	Default Value																					
	DC0 [3:0]	DC1[3:0]	DC2 [3:0]																			
Power On Sequence	4'h1	4'h1	4'h6																			
SW Reset	4'h1	4'h1	4'h6																			
HW Reset	4'h1	4'h1	4'h6																			

6.4.6. Power Control 3 (FDh)

FDh	Power control 3													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	XX	1	1	1	1	1	1	0	1	FDh	
1 st Parameter	1	1	↑	XX	X	X	VCM[5:0]						1C	
Description	VCM[5:0] Set the internal VcomH voltage.													
	VC M5	VC M4	VC M3	VC M2	VC M1	VC M0	VCOMH (*VREG1OUT)	VC M5	VC M4	VC M3	VC M2	VC M1	VC M0	VCOMH (*VREG1OUT)
	0	0	0	0	0	0	0.685	1	0	0	0	0	0	0.845
	0	0	0	0	0	1	0.690	1	0	0	0	0	1	0.850
	0	0	0	0	1	0	0.695	1	0	0	0	1	0	0.855
	0	0	0	0	1	1	0.700	1	0	0	0	1	1	0.860
	0	0	0	1	0	0	0.705	1	0	0	1	0	0	0.865
	0	0	0	1	0	1	0.710	1	0	0	1	0	1	0.870
	0	0	0	1	1	0	0.715	1	0	0	1	1	0	0.875
	0	0	0	1	1	1	0.720	1	0	0	1	1	1	0.880
	0	0	1	0	0	0	0.725	1	0	1	0	0	0	0.885
	0	0	1	0	0	1	0.730	1	0	1	0	0	1	0.890
	0	0	1	0	1	0	0.735	1	0	1	0	1	0	0.895
	0	0	1	0	1	1	0.740	1	0	1	0	1	1	0.900
	0	0	1	1	0	0	0.745	1	0	1	1	0	0	0.905
	0	0	1	1	0	1	0.750	1	0	1	1	0	1	0.910
	0	0	1	1	1	0	0.755	1	0	1	1	1	0	0.915
	0	0	1	1	1	1	0.760	1	0	1	1	1	1	0.920
	0	1	0	0	0	0	0.765	1	1	0	0	0	0	0.925
	0	1	0	0	0	1	0.770	1	1	0	0	0	1	0.930
	0	1	0	0	1	0	0.775	1	1	0	0	1	0	0.935
	0	1	0	0	1	1	0.780	1	1	0	0	1	1	0.940
	0	1	0	1	0	0	0.785	1	1	0	1	0	0	0.945
	0	1	0	1	0	1	0.790	1	1	0	1	0	1	0.950
	0	1	0	1	1	0	0.795	1	1	0	1	1	0	0.955
	0	1	0	1	1	1	0.800	1	1	0	1	1	1	0.960
	0	1	1	0	0	0	0.805	1	1	1	0	0	0	0.965
	0	1	1	0	0	1	0.810	1	1	1	0	0	1	0.970
	0	1	1	0	1	0	0.815	1	1	1	0	1	0	0.975
	0	1	1	0	1	1	0.820	1	1	1	0	1	1	0.980
	0	1	1	1	0	0	0.825	1	1	1	1	0	0	0.985
	0	1	1	1	1	0	0.830	1	1	1	1	0	1	0.990
	0	1	1	1	1	0	0.835	1	1	1	1	1	0	0.995
0	1	1	1	1	1	0.840	1	1	1	1	1	1	1.000	
Restriction	Inter_command should be set high to enable this command													

<p>Register Availability</p>	<table border="1"> <thead> <tr> <th data-bbox="474 327 1114 367">Status</th> <th data-bbox="1114 327 1310 367">Availability</th> </tr> </thead> <tbody> <tr> <td data-bbox="474 367 1114 409">Normal Mode On, Idle Mode Off, Sleep Out</td> <td data-bbox="1114 367 1310 409">Yes</td> </tr> <tr> <td data-bbox="474 409 1114 452">Normal Mode On, Idle Mode On, Sleep Out</td> <td data-bbox="1114 409 1310 452">Yes</td> </tr> <tr> <td data-bbox="474 452 1114 495">Partial Mode On, Idle Mode Off, Sleep Out</td> <td data-bbox="1114 452 1310 495">Yes</td> </tr> <tr> <td data-bbox="474 495 1114 537">Partial Mode On, Idle Mode On, Sleep Out</td> <td data-bbox="1114 495 1310 537">Yes</td> </tr> <tr> <td data-bbox="474 537 1114 580">Sleep In</td> <td data-bbox="1114 537 1310 580">Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
<p>Default</p>	<table border="1"> <thead> <tr> <th data-bbox="504 667 751 752" rowspan="2">Status</th> <th data-bbox="751 667 1278 710">Default Value</th> </tr> <tr> <th data-bbox="751 710 1278 752">VCM[5:0]</th> </tr> </thead> <tbody> <tr> <td data-bbox="504 752 751 795">Power On Sequence</td> <td data-bbox="751 752 1278 795">5'h1c</td> </tr> <tr> <td data-bbox="504 795 751 837">SW Reset</td> <td data-bbox="751 795 1278 837">5'h1c</td> </tr> <tr> <td data-bbox="504 837 751 880">HW Reset</td> <td data-bbox="751 837 1278 880">5'h1c</td> </tr> </tbody> </table>	Status	Default Value	VCM[5:0]	Power On Sequence	5'h1c	SW Reset	5'h1c	HW Reset	5'h1c			
Status	Default Value												
	VCM[5:0]												
Power On Sequence	5'h1c												
SW Reset	5'h1c												
HW Reset	5'h1c												

6.4.7. Power Control 4 (FFh)

FFh	Power control 4																							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
Command	0	1	↑	XX	1	1	1	1	1	1	1	1	FFh											
1 st Parameter	1	1	↑	XX	X	X	X	VDV[4:0]					16											
Description	VDV[4:0] Select the factor of VREG1OUT to set the amplitude of Vcom alternating voltage from 0.70 to 1.24 xVREG1OUT .																							
	VDV4	VDV3	VDV2	VDV1	VDV0	VCOM Amplitude (*VREG1OUT)	VDV4	VDV3	VDV2	VDV1	VDV0	VCOM Amplitude (*VREG1OUT)												
	0	0	0	0	0	0.70	1	0	0	0	0	0.94												
	0	0	0	0	1	0.72	1	0	0	0	1	0.96												
	0	0	0	1	0	0.74	1	0	0	1	0	0.98												
	0	0	0	1	1	0.76	1	0	0	1	1	1.00												
	0	0	1	0	0	0.78	1	0	1	0	0	1.02												
	0	0	1	0	1	0.80	1	0	1	0	1	1.04												
	0	0	1	1	0	0.82	1	0	1	1	0	1.06												
	0	0	1	1	1	0.84	1	0	1	1	1	1.08												
	0	1	0	0	0	0.86	1	1	0	0	0	1.10												
	0	1	0	0	1	0.88	1	1	0	0	1	1.12												
	0	1	0	1	0	0.90	1	1	0	1	0	1.14												
	0	1	0	1	1	0.92	1	1	0	1	1	1.16												
	0	1	1	0	0	0.94	1	1	1	0	0	1.18												
	0	1	1	0	1	0.96	1	1	1	0	1	1.20												
	0	1	1	1	0	0.98	1	1	1	1	0	1.22												
0	1	1	1	1	1.00	1	1	1	1	1	1.24													
Restriction	Inter_command should be set high to enable this command																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
	Status	Availability																						
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																						
	Normal Mode On, Idle Mode On, Sleep Out	Yes																						
	Partial Mode On, Idle Mode Off, Sleep Out	Yes																						
	Partial Mode On, Idle Mode On, Sleep Out	Yes																						
Sleep In	Yes																							

Default		Status	Default Value
			VDV[4:0]
		Power On Sequence	5'h16
		SW Reset	5'h16
		HW Reset	5'h16

6.4.8. SET_GAMMA1 (F0h)

F0h	SET_GAMMA1																									
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	0	1	↑	XX	1	1	1	1	0	0	0	0	F0h													
1 st Parameter	1	1	↑	XX	X	KP1[2:0]			X	KP0[2:0]			00													
Description	KP1-0[2:0] : γ gradient adjustment register for positive polarity																									
Restriction	Inter_command should be set high to enable this command																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
	Status	Availability																								
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
	Normal Mode On, Idle Mode On, Sleep Out	Yes																								
	Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
	Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																									
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>KP1[2:0]</th> <th>KP0[2:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>3'h0</td> <td>3'h0</td> </tr> <tr> <td>SW Reset</td> <td>3'h0</td> <td>3'h0</td> </tr> <tr> <td>HW Reset</td> <td>3'h0</td> <td>3'h0</td> </tr> </tbody> </table>												Status	Default Value		KP1[2:0]	KP0[2:0]	Power On Sequence	3'h0	3'h0	SW Reset	3'h0	3'h0	HW Reset	3'h0	3'h0
	Status	Default Value																								
		KP1[2:0]	KP0[2:0]																							
	Power On Sequence	3'h0	3'h0																							
SW Reset	3'h0	3'h0																								
HW Reset	3'h0	3'h0																								

6.4.9. SET_GAMMA2 (F1h)

F1h	SET_GAMMA1																									
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	0	1	↑	XX	1	1	1	1	0	0	0	1	F1h													
1 st Parameter	1	1	↑	XX	X	KP3[2:0]			X	KP2[2:0]			55													
Description	KP3-2[2:0] : γ gradient adjustment register for positive polarity																									
Restriction	Inter_command should be set high to enable this command																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
	Status	Availability																								
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
	Normal Mode On, Idle Mode On, Sleep Out	Yes																								
	Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
	Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																									
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>KP3[2:0]</th> <th>KP2[2:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>3'h5</td> <td>3'h5</td> </tr> <tr> <td>SW Reset</td> <td>3'h5</td> <td>3'h5</td> </tr> <tr> <td>HW Reset</td> <td>3'h5</td> <td>3'h5</td> </tr> </tbody> </table>												Status	Default Value		KP3[2:0]	KP2[2:0]	Power On Sequence	3'h5	3'h5	SW Reset	3'h5	3'h5	HW Reset	3'h5	3'h5
	Status	Default Value																								
		KP3[2:0]	KP2[2:0]																							
	Power On Sequence	3'h5	3'h5																							
SW Reset	3'h5	3'h5																								
HW Reset	3'h5	3'h5																								

6.4.10. SET_GAMMA3 (F2h)

F2h	SET_GAMMA3																									
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	0	1	↑	XX	1	1	1	1	0	0	1	0	F2h													
1 st Parameter	1	1	↑	XX	X	KP5[2:0]			X	KP4[2:0]			07													
Description	KP5-4[2:0] : γ gradient adjustment register for positive polarity																									
Restriction	Inter_command should be set high to enable this command																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
	Status	Availability																								
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
	Normal Mode On, Idle Mode On, Sleep Out	Yes																								
	Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
	Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																									
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>KP5[2:0]</th> <th>KP4[2:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>3'h0</td> <td>3'h7</td> </tr> <tr> <td>SW Reset</td> <td>3'h0</td> <td>3'h7</td> </tr> <tr> <td>HW Reset</td> <td>3'h0</td> <td>3'h7</td> </tr> </tbody> </table>												Status	Default Value		KP5[2:0]	KP4[2:0]	Power On Sequence	3'h0	3'h7	SW Reset	3'h0	3'h7	HW Reset	3'h0	3'h7
	Status	Default Value																								
		KP5[2:0]	KP4[2:0]																							
	Power On Sequence	3'h0	3'h7																							
SW Reset	3'h0	3'h7																								
HW Reset	3'h0	3'h7																								

6.4.11. SET_GAMMA4 (F3h)

F3h	SET_GAMMA4																									
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	0	1	↑	XX	1	1	1	1	0	0	1	1	F3h													
1 st Parameter	1	1	↑	XX	X	RP1[2:0]			X	RP0[2:0]			52													
Description	RP1-0[2:0] : γ gradient adjustment register for positive polarity																									
Restriction	Inter_command should be set high to enable this command																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
	Status	Availability																								
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
	Normal Mode On, Idle Mode On, Sleep Out	Yes																								
	Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
	Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																									
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>RP1[2:0]</th> <th>RP0[2:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>3'h5</td> <td>3'h2</td> </tr> <tr> <td>SW Reset</td> <td>3'h5</td> <td>3'h2</td> </tr> <tr> <td>HW Reset</td> <td>3'h5</td> <td>3'h2</td> </tr> </tbody> </table>												Status	Default Value		RP1[2:0]	RP0[2:0]	Power On Sequence	3'h5	3'h2	SW Reset	3'h5	3'h2	HW Reset	3'h5	3'h2
	Status	Default Value																								
		RP1[2:0]	RP0[2:0]																							
	Power On Sequence	3'h5	3'h2																							
	SW Reset	3'h5	3'h2																							
HW Reset	3'h5	3'h2																								

6.4.12. SET_GAMMA5 (F4h)

F4h	SET_GAMMA5																							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
Command	0	1	↑	XX	1	1	1	1	0	1	0	0	F4h											
1 st Parameter	1	1	↑	XX	X	X	X	X	VRP0[3:0]			00												
Description	VRP0[4:0] : γ amplitude adjustment register for positive polarity																							
Restriction	Inter_command should be set high to enable this command																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
	Status	Availability																						
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																						
	Normal Mode On, Idle Mode On, Sleep Out	Yes																						
	Partial Mode On, Idle Mode Off, Sleep Out	Yes																						
	Partial Mode On, Idle Mode On, Sleep Out	Yes																						
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th>Default Value</th> </tr> <tr> <th>VRP0[3:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>4'h00</td> </tr> <tr> <td>SW Reset</td> <td>4'h00</td> </tr> <tr> <td>HW Reset</td> <td>4'h00</td> </tr> </tbody> </table>												Status	Default Value	VRP0[3:0]	Power On Sequence	4'h00	SW Reset	4'h00	HW Reset	4'h00			
	Status	Default Value																						
		VRP0[3:0]																						
	Power On Sequence	4'h00																						
	SW Reset	4'h00																						
HW Reset	4'h00																							

6.4.13. SET_GAMMA6 (F5h)

F5h	SET_GAMMA6																							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
Command	0	1	↑	XX	1	1	1	1	0	1	0	1	F5h											
1 st Parameter	1	1	↑	XX	X	X	X	X	VRP1[3:0]			00												
Description	VRP1[4:0] : γ amplitude adjustment register for positive polarity																							
Restriction	Inter_command should be set high to enable this command																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
	Status	Availability																						
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																						
	Normal Mode On, Idle Mode On, Sleep Out	Yes																						
	Partial Mode On, Idle Mode Off, Sleep Out	Yes																						
	Partial Mode On, Idle Mode On, Sleep Out	Yes																						
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th>Default Value</th> </tr> <tr> <th>VRP1[3:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>4'h00</td> </tr> <tr> <td>SW Reset</td> <td>4'h00</td> </tr> <tr> <td>HW Reset</td> <td>4'h00</td> </tr> </tbody> </table>												Status	Default Value	VRP1[3:0]	Power On Sequence	4'h00	SW Reset	4'h00	HW Reset	4'h00			
	Status	Default Value																						
		VRP1[3:0]																						
	Power On Sequence	4'h00																						
	SW Reset	4'h00																						
HW Reset	4'h00																							

6.4.14. SET_GAMMA7(F7h)

F7h	SET_GAMMA7												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	1	1	0	1	1	1	F7h
1 st Parameter	1	1	↑	XX	X	KN1[2:0]			X	KN0[2:0]			07
Description	KN1-0[2:0] : γ fine adjustment register for negative polarity												
Restriction	Inter_command should be set high to enable this command												
Register Availability	Status						Availability						
	Normal Mode On, Idle Mode Off, Sleep Out						Yes						
	Normal Mode On, Idle Mode On, Sleep Out						Yes						
	Partial Mode On, Idle Mode Off, Sleep Out						Yes						
	Partial Mode On, Idle Mode On, Sleep Out						Yes						
	Sleep In						Yes						
Default	Status			Default Value									
				KN1[2:0]					KN0[2:0]				
	Power On Sequence			3'b0					3'h7				
	SW Reset			3'b0					3'h7				
	HW Reset			3'b0					3'h7				

6.4.15. SET_GAMMA8(F8h)

F8h	SET_GAMMA8																									
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	0	1	↑	XX	1	1	1	1	1	0	0	0	F8h													
1 st Parameter	1	1	↑	XX	X	KN3[2:0]			X	KN2[2:0]			22													
Description	KN3-2[2:0] : γ fine adjustment register for negative polarity																									
Restriction	Inter_command should be set high to enable this command																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
	Status	Availability																								
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
	Normal Mode On, Idle Mode On, Sleep Out	Yes																								
	Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
	Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																									
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>KN3[2:0]</th> <th>KN2[2:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>3'h2</td> <td>3'h2</td> </tr> <tr> <td>SW Reset</td> <td>3'h2</td> <td>3'h2</td> </tr> <tr> <td>HW Reset</td> <td>3'h2</td> <td>3'h2</td> </tr> </tbody> </table>												Status	Default Value		KN3[2:0]	KN2[2:0]	Power On Sequence	3'h2	3'h2	SW Reset	3'h2	3'h2	HW Reset	3'h2	3'h2
	Status	Default Value																								
		KN3[2:0]	KN2[2:0]																							
	Power On Sequence	3'h2	3'h2																							
	SW Reset	3'h2	3'h2																							
HW Reset	3'h2	3'h2																								

6.4.16. SET_GAMMA9(F9h)

F9h	SET_GAMMA9																									
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	0	1	↑	XX	1	1	1	1	1	0	0	1	F9h													
1 st Parameter	1	1	↑	XX	X	KN5[2:0]			X	KN4[2:0]			77													
Description	KN5-4[2:0] : γ fine adjustment register for negative polarity																									
Restriction	Inter_command should be set high to enable this command																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
	Status	Availability																								
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
	Normal Mode On, Idle Mode On, Sleep Out	Yes																								
	Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
	Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																									
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>KN5[2:0]</th> <th>KN4[2:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>3'h7</td> <td>3'h7</td> </tr> <tr> <td>SW Reset</td> <td>3'h7</td> <td>3'h7</td> </tr> <tr> <td>HW Reset</td> <td>3'h7</td> <td>3'h7</td> </tr> </tbody> </table>												Status	Default Value		KN5[2:0]	KN4[2:0]	Power On Sequence	3'h7	3'h7	SW Reset	3'h7	3'h7	HW Reset	3'h7	3'h7
	Status	Default Value																								
		KN5[2:0]	KN4[2:0]																							
	Power On Sequence	3'h7	3'h7																							
	SW Reset	3'h7	3'h7																							
HW Reset	3'h7	3'h7																								

6.4.17. SET_GAMMA10(FAh)

FAh	SET_GAMMA10																									
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	0	1	↑	XX	1	1	1	1	1	0	1	0	FAh													
1 st Parameter	1	1	↑	XX	X	RN1[2:0]			X	RN0[2:0]			25													
Description	RN1-0[2:0] : γ gradient adjustment register for negative polarity																									
Restriction	Inter_command should be set high to enable this command																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
	Status	Availability																								
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
	Normal Mode On, Idle Mode On, Sleep Out	Yes																								
	Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
	Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																									
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>RN1[2:0]</th> <th>RN0[2:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>3'h2</td> <td>3'h5</td> </tr> <tr> <td>SW Reset</td> <td>3'h2</td> <td>3'h5</td> </tr> <tr> <td>HW Reset</td> <td>3'h2</td> <td>3'h5</td> </tr> </tbody> </table>												Status	Default Value		RN1[2:0]	RN0[2:0]	Power On Sequence	3'h2	3'h5	SW Reset	3'h2	3'h5	HW Reset	3'h2	3'h5
	Status	Default Value																								
		RN1[2:0]	RN0[2:0]																							
	Power On Sequence	3'h2	3'h5																							
	SW Reset	3'h2	3'h5																							
HW Reset	3'h2	3'h5																								

6.4.18. SET_GAMMA11(FBh)

FBh	SET_GAMMA11																							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
Command	0	1	↑	XX	1	1	1	1	1	0	1	1	FBh											
1 st Parameter	1	1	↑	XX	X	X	X	X	VRN0[3:0]			00												
Description	VRN0[3:0] : γ amplitude adjustment register for negative polarity																							
Restriction	Inter_command should be set high to enable this command																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
	Status	Availability																						
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																						
	Normal Mode On, Idle Mode On, Sleep Out	Yes																						
	Partial Mode On, Idle Mode Off, Sleep Out	Yes																						
	Partial Mode On, Idle Mode On, Sleep Out	Yes																						
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th>Default Value</th> </tr> <tr> <th>VRN0[3:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>4'h0</td> </tr> <tr> <td>SW Reset</td> <td>4'h0</td> </tr> <tr> <td>HW Reset</td> <td>4'h0</td> </tr> </tbody> </table>												Status	Default Value	VRN0[3:0]	Power On Sequence	4'h0	SW Reset	4'h0	HW Reset	4'h0			
	Status	Default Value																						
		VRN0[3:0]																						
	Power On Sequence	4'h0																						
	SW Reset	4'h0																						
HW Reset	4'h0																							

6.4.19. SET_GAMMA12 (FCh)

FCh	SET_GAMMA12																							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
Command	0	1	↑	XX	1	1	1	1	1	1	0	0	FCh											
1 st Parameter	1	1	↑	XX	X	X	X	VRN1[4:0]				00												
Description	VRN1[4:0] : γ amplitude adjustment register for negative polarity																							
Restriction	Inter_command should be set high to enable this command																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
	Status	Availability																						
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																						
	Normal Mode On, Idle Mode On, Sleep Out	Yes																						
	Partial Mode On, Idle Mode Off, Sleep Out	Yes																						
	Partial Mode On, Idle Mode On, Sleep Out	Yes																						
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th>Default Value</th> </tr> <tr> <th>VRN1[4:0]</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>4'h00</td> </tr> <tr> <td>SW Reset</td> <td>4'h00</td> </tr> <tr> <td>HW Reset</td> <td>4'h00</td> </tr> </tbody> </table>												Status	Default Value	VRN1[4:0]	Power On Sequence	4'h00	SW Reset	4'h00	HW Reset	4'h00			
	Status	Default Value																						
		VRN1[4:0]																						
	Power On Sequence	4'h00																						
SW Reset	4'h00																							
HW Reset	4'h00																							

7. Electrical Characteristics

7.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When GC9102 is used out of the absolute maximum ratings, GC9102 may be permanently damaged. To use GC9102 within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, GC9102 will malfunction and cause poor reliability.

Item	Symbol	Unit	Value
Supply voltage	VDD	V	-0.3~+4.6
Supply voltage(Logic)	VDDI	V	-0.3~+4.6
Supply voltage(Digital)	VCORE	V	-0.3~+2.0
Driver supply voltage	VGH-VGL	V	-0.3~+32.0
Logic input voltage range	VIN	V	-0.3~VDDI+0.3
Logic output voltage range	VO	V	-0.3~VDDI+0.3
Operation temperature	Topr	°C	-40~+85
Storage temperature	Tstg	°C	-55~+110

Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

7.2. DC Characteristics

General DC Characteristics

Item	Symbol	Unit	Condition	Min.	Typ.	Max.	Note
Power and Operation Voltage							
Analog Operating Voltage	VDD	V	Operating voltage	2.5	2.8	3.3	Note2
Logic Operating Voltage	VDDI	V	I/O supply voltage	1.65	2.8	3.3	Note2
Digital Operating voltage	VCORE	V	Digital supply voltage	-	1.5	-	Note2
Gate Driver High Voltage	VGH	V	-	10.0	-	16.0	Note3
Gate Driver Low Voltage	VGL	V	-	-16.0	-	-9.0	Note3
Driver Supply Voltage	-	V	VGH-VGL	19	-	32	Note3
Input and Output							
Logic High Level Input Voltage	VIH	V	-	0.7*VDDI	-	VDDI	Note1,2,3
Logic Low Level Input Voltage	VIL	V	-	VSS	-	0.3*VDDI	Note1,2,3
Logic High Level Output Voltage	VOH	V	IOL=-1.0mA	0.8*VDDI	-	VDDI	Note1,2,3
Logic Low Level Output Voltage	VOL	V	IOL=1.0mA	DGND	-	0.2*VDDI	Note1,2,3
Logic High Level Input Current	IIH	uA	-	-	-	1	Note1,2,3
Logic Low Level Input Current	IIL	uA	-	-1	-	-	Note1,2,3
Logic Input Leakage Current	ILEA	uA	VIN=VDDI or DGND	-0.1	-	+0.1	Note1,2,3
VCOM Operation							
VCOM High Voltage	VCOM H	V	Ccom=12nF	2.5	-	5.0	Note3
VCOM Low Voltage	VCOML	V	Ccom=12nF	-2.5	-	0.0	Note3
VCOM Amplitude Voltage	VCOM A	V	VCOMH-VCOML	4.0	-	5.5	Note3
Source Driver							

Source Output Range	Vsout	V	-	0.1	-	AVDD -0.1	Note4
Gamma Reference Voltage	GVDD	V	-	3.0	-	5.0	Note3
Output Deviation Voltage(Source Output channel)	Vdev	mV	Sout>=4.2V	-	-	20	Note4
			Sout<=0.8V	-	-	15	-
Output Offset Voltage	VOFSE T	mV	-	-	-	35	Note7
Booster Operation							
1 st Boost (VDD*2) Voltage	AVDD	V	-	4.95 (Note5)	-	5.5 (Note6)	Note3
1 st Booster (VDD*2) Drop Voltage	VDD*2 drop	%	loading=1mA	-	-	5	Note3
Liner Range	Vliner	V	-	0.2	-	AVDD -0.2	

Note 1: VDDI=1.65 to 3.3V, VDD=2.5 to 3.3V, AGND=DGND=0V, Ta=-30 to 70 (to +85 no damage)°C

Note2: Please supply digital VDDI voltage equal or less than analog VDD voltage.

Note3: CSX, RDX, WRX, D[17:0], D/CX, RESX, TE, DOTCLK, VSYNC, HSYNC, DE, SDA, SCL, IM3, IM2, IM1, IM0, and Test pins.

Note4: When the measurements are performed with LCD module. Measurement Points are like Note3.


Note5: VDD=2.6V

Note6: VDD=3.3V

Note7: The Max. Value is between with Note 4 measure point and Gamma setting value

7.3. AC Characteristics


7.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080)




Signal	Symbol	Parameter	max	min	Unit	Description
DCX	tast	Address setup time	0	-	ns	
	taht	Address hold time(Write/Read)	0	-	ns	
CSX	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time(Write)	15	-	ns	
	trcs	Chip Select setup time(Read ID)	45	-	ns	
	trcsfm	Chip Select setup time(Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	twe	Write Cycle	66	-	ns	
	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
RDX(FM)	trcfm	Read Cycle (FM)	450	-	ns	
	trdhfm	Read Control H duration(FM)	90	-	ns	
	trdlfm	Read Control L duration(FM)	355	-	ns	
RDX(ID)	trc	Read Cycle (ID)	160	-	ns	
	trdh	Read Control H pulse duration	90	-	ns	
	trdl	Read Control L pulse duration	45	-	ns	
D[17:0],D[15:0],D[8:0], D[7:0]	tdst	Write data setup time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	tdht	Write data hold time	10	-	ns	
	trat	Read access time	-	40	ns	
	tratfm	Read access time	-	340	ns	

	trod	Read output disable time	20	80	ns	
--	------	--------------------------	----	----	----	--

Note: $T_a = -30$ to 70 °C, $V_{DDI}=1.65V$ to $3.3V$, $V_{DD}=2.5V$ to $3.3V$, $DGND=0V$




CSX timings :




Note: Logic high and low levels are specified as 30% and 70% of V_{DDI} for Input signals.

Write to read or read to write timings:



Note: Logic high and low levels are specified as 30% and 70% of V_{DDI} for Input signals.


7.3.2. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (6800)




Signal	Symbo l	Parameter	max	min	Unit	Description
DCX	tast	Address setup time	0	-	ns	
	taht	Address hold time(Write/Read)	0	-	ns	
CSX	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time(Write)	15	-	ns	
	trcs	Chip Select setup time(Read ID)	45	-	ns	
	trcsfm	Chip Select setup time(Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	twc	Write Cycle	66	-	ns	
	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
RDX(FM)	trcfm	Read Cycle (FM)	450	-	ns	
	trdhfm	Read Control H duration(FM)	90	-	ns	
	trdlfm	Read Control L duration(FM)	355	-	ns	
RDX(ID)	trc	Read Cycle (ID)	160	-	ns	
	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D[17:0],D [17:10]& D[8:1],D[17:10],D[17:9]	tdst	Write data setup time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	tdht	Write data hold time	10	-	ns	
	trat	Read access time	-	40	ns	
	tratfm	Read access time	-	340	ns	
	trod	Read output disable time	20	80	ns	

Note: $T_a = -30$ to 70 °C, $V_{DDI} = 1.65V$ to $3.3V$, $V_{DD} = 2.5V$ to $3.3V$, $DGND = 0V$.

Note: Logic high and low levels are specified as 30% and 70% of V_{DDI} for Input signals.




7.3.3. Display Serial Interface Timing Characteristics (3-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
SCL	t_{scycw}	Serial Clock Cycle (Write)	100	-	ns	
	t_{shw}	SCL "H" Pulse Width (Write)	40	-	ns	
	t_{slw}	SCL "L" Pulse Width (Write)	40	-	ns	
	t_{scycr}	Serial Clock Cycle (Read)	150	-	ns	
	t_{shr}	SCL "H" Pulse Width (Read)	60	-	ns	
	t_{slr}	SCL "L" Pulse Width (Read)	60	-	ns	
SDA/SDI (Input)	t_{sds}	Data setup time (Write)	30	-	ns	
	t_{sdh}	Data hold time (Write)	30	-	ns	
SDA/SDO (Output)	t_{acc}	Access time (Read)	10	-	ns	
	t_{oh}	Output disable time (Read)	10	50	ns	
CSX	t_{scc}	SCL-CSX	20	-	ns	
	t_{chw}	CSX "H" Pulse Width	40	-	ns	
	t_{css}	CSX-SCL Time	60	-	ns	
	t_{csh}		65	-	ns	

Note: $T_a = 25\text{ }^\circ\text{C}$, $V_{DDI}=1.65\text{V to }3.3\text{V}$, $V_{DD}=2.5\text{V to }3.3\text{V}$, $AGND=DGND=0\text{V}$




7.3.4. Display Serial Interface Timing Characteristics (4-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
CSX	t_{css}	Chip select time (Write)	40	-	ns	
	t_{esh}	Chip select hold time (Read)	40	-	ns	
SCL	t_{wc}	Serial Clock Cycle (Write)	100	-	ns	
	t_{wrh}	SCL "H" Pulse Width (Write)	40	-	ns	
	t_{wrl}	SCL "L" Pulse Width (Write)	40	-	ns	
	t_{rc}	Serial Clock Cycle (Read)	150	-	ns	
	t_{rdh}	SCL "H" Pulse Width (Read)	60	-	ns	
	t_{rdl}	SCL "L" Pulse Width (Read)	60	-	ns	
D/CX	t_{as}	D/CX setup time	10	-	ns	
	t_{ah}	D/CX hold time (Write/Read)	10	-	ns	
SDA/SDI (Input)	t_{ds}	Data setup time (Write)	30	-	ns	
	t_{dh}	Data hold time (Write)	30	-	ns	
SDA/SDO (Output)	t_{acc}	Access time (Read)	10	-	ns	For maximum CL=30pF
	t_{oh}	Output disable time (Read)	10	50	ns	For minmum CL=8pF

Note: $T_a = 25\text{ }^\circ\text{C}$, $V_{DDI}=1.65\text{V to }3.3\text{V}$, $V_{DD}=2.5\text{V to }3.3\text{V}$, $AGND=DGND=0\text{V}$



8. Revision History

Version No.	Date	Page	Description
V1.00	2012-6-25	All	New Created
V2.00	2013-04-10	All	IC version to upgrade