GD25LQ16

DATASHEET



Contents

1	FE	ATURES	4
2	GE	ENERAL DESCRIPTION	5
3	ME	EMORY ORGANIZATION	7
4	DE	EVICE OPERATION	8
5		ATA PROTECTION	
6	ST	ATUS REGISTER	12
7	CC	DMMANDS DESCRIPTION	14
	7.1	Write Enable (WREN) (06H)	18
	7.2	Write Disable (WRDI) (04H)	19
	7.3	Write Enable for Volatile Status Register (50H)	20
	7.4	READ STATUS REGISTER (RDSR) (05H or 35H)	21
	7.5	Write Status Register (WRSR) (01H)	22
	7.6	READ DATA BYTES (READ) (03H)	23
	7.7	READ DATA BYTES AT HIGHER SPEED (FAST READ) (OBH)	23
	7.8	FAST READ (OBH) IN QPI MODE	24
	7.9	Dual Output Fast Read (3BH)	25
	7.10	Quad Output Fast Read (6BH)	26
	7.11	Dual I/O Fast Read (BBH)	26
	7.12	Quad I/O Fast Read (EBH)	28
	7.13	SET BURST WITH WRAP (77H)	32
	7.14	Page Program (PP) (02H)	33
	7.15	Quad Page Program (32H)	35
	7.16	Sector Erase (SE) (20H)	36
	7.17	32KB BLOCK ERASE (BE) (52H)	37
	7.18	64KB Block Erase (BE) (D8H)	38
	7.19	CHIP ERASE (CE) (60/C7H)	39
	7.20	DEEP POWER-DOWN (DP) (B9H)	40
	7.21	RELEASE FROM DEEP POWER-DOWN AND READ DEVICE ID (RDI) (ABH)	41
	7.22	READ MANUFACTURE ID/ DEVICE ID (REMS) (90H)	43
	7.23	READ MANUFACTURE ID/ DEVICE ID DUAL I/O (92H)	44
	7.24	READ MANUFACTURE ID/ DEVICE ID QUAD I/O (94H)	45
	7.25	READ IDENTIFICATION (RDID) (9FH)	46
	7.26	Program/Erase Suspend (PES) (75H)	47
	7.27	Program/Erase Resume (PER) (7AH)	48
	7.28	Erase Security Registers (44H)	49
	7.29	Program Security Registers (42H)	50
	7.30	Read Security Registers (48H)	51
	7.31	SET READ PARAMETERS (COH)	52
	7.32	BURST READ WITH WRAP (OCH)	53



GD25LQ16

Gigo	A D E A I C E D COLOR	022024.0
7.33	ENABLE QPI (38H)	53
7.34	DISABLE QPI (FFH)	54
7.35	ENABLE RESET (66H) AND RESET (99H)	54
8 EL	LECTRICAL CHARACTERISTICS	56
8.1	POWER-ON TIMING	56
8.2	Initial Delivery State	56
8.3	Absolute Maximum Ratings	56
8.4	CAPACITANCE MEASUREMENT CONDITIONS	57
8.5	DC CHARACTERISTICS	58
8.6	AC CHARACTERISTICS	59
9 OI	RDERING INFORMATION	61
9.1.	Valid Part Numbers	62
10	PACKAGE INFORMATION	63
10.1	PACKAGE SOP8 150MIL	63
10.2	PACKAGE SOP8 208MIL	64
10.3	PACKAGE VSOP8 150MIL	65
10.4	PACKAGE VSOP8 208MIL	66
10.5	PACKAGE WSON 8 (6*5mm)	67
10.6	Package USON8 (3*4мм)	68
10.7	PACKAGE USON8 (4*4mm, 0.45 THICKNESS)	69
10.8	Package USON8 (3*3мм)	70
10.9	PACKAGE WLCSP	71
11	REVISION HISTORY	72

1 FEATURES

- 16M-bit Serial Flash
 - -2048K-byte
 - -256 bytes per programmable page
- · Standard, Dual, Quad SPI, QPI
 - -Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
 - -Dual SPI: SCLK, CS#, IO0, IO1, WP#, HOLD#
 - -Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
 - -QPI: SCLK, CS#, IO0, IO1, IO2, IO3
- · High Speed Clock Frequency
 - -120MHz for fast read with 30PF load
 - -Dual I/O Data transfer up to 240Mbits/s
 - -Quad I/O Data transfer up to 480Mbits/s
 - -QPI Mode Data transfer up to 480Mbits/s
- Software/Hardware Write Protection
 - -Write protect all/portion of memory via software
 - -Enable/Disable protection with WP# Pin
 - -Top or Bottom, Sector or Block selection
- ◆ Allows XIP(execute in place)operation⁽¹⁾
 - -Continuous Read With 8/16/32/64-byte Wrap
- ◆Cycling endurance
 - -Minimum 100,000 Program/Erase Cycles
- ◆Data retention
- -20-year data retention typical

Note: 1.Please contact GigaDevice for details.

- · Program/Erase Speed
 - -Page Program time: 0.4ms typical
 - -Sector Erase time: 60ms typical
 - -Block Erase time: 0.3/0.5s typical
 - -Chip Erase time: 10s typical
- Flexible Architecture
 - -Sector of 4K-byte
 - -Block of 32/64k-byte
 - -Erase/Program Suspend/Resume
- Low Power Consumption
 - -20mA maximum active current
 - -5uA maximum power down current
- · Advanced security Features
 - -4*256-Byte Security Registers With OTP Lock
- · Single Power Supply Voltage
 - -Full voltage range:1.65~2.0V

VCC


HOLD#


SCLK

2 GENERAL DESCRIPTION

The GD25LQ16 (16M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Dual/Quad SPI and QPI mode: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#). The Dual I/O data is transferred with speed of 240Mbits/s and the Quad I/O & Quad output data is transferred with speed of 480Mbits/s.

CONNECTION DIAGRAM






WLCSP


PIN DESCRIPTION

Pin Name	1/0	Description
CS#	I	Chip Select Input
SO (IO1) I/O		Data Output (Data Input Output 1)
WP# (IO2) I/O		Write Protect Input (Data Input Output 2)
vss		Ground
SI (IO0)	1/0	Data Input (Data Input Output 0)
SCLK	I	Serial Clock Input
HOLD# (IO3)	1/0	Hold Input (Data Input Output 3)
vcc		Power Supply

Note: CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.

BLOCK DIAGRAM





3 MEMORY ORGANIZATION

GD25LQ16

Each device has	Each block has	Each sector has	Each page has	
2M	64/32K	4K	256	bytes
8K	256/128	16	-	pages
512	16/8	-	-	sectors
32/64	-	-	-	blocks

UNIFORM BLOCK SECTOR ARCHITECTURE

GD25LQ16 64K Bytes Block Sector Architecture

Block	Sector	Addres	s range
	511	1FF000H	1FFFFFH
31			
	496	1F0000H	1F0FFFH
	495	1EF000H	1EFFFFH
30			
	480	1E0000H	1E0FFFH
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH



4 DEVICE OPERATION

SPI Mode

Standard SPI

The GD25LQ16 features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The GD25LQ16 supports Dual SPI operation when using the "Dual Output Fast Read" and "Dual I/O Fast Read" (3BH and BBH) commands. These commands allow data to be transferred to or from the device at two times the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Quad SPI

The GD25LQ16 supports Quad SPI operation when using the "Quad Output Fast Read"," Quad I/O Fast Read", "Quad I/O Word Fast Read" (6BH, EBH, E7H) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IOO and IO1, and WP# and HOLD# pins become IO2 and IO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

QPI

The GD25LQ16 supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Dual/Quad SPI mode to QPI mode using the "Enable the QPI (38H)" command. The QPI mode utilizes all four IO pins to input the command code. Standard/Dual/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given times. "Enable the QPI (38H)" and "Disable the QPI (FFH)" commands are used to switch between these two modes. Upon power-up and after software reset using "Reset (99H)" command, the default state of the device is Standard/Dual/Quad SPI mode. The QPI mode requires the non-volatile Quad Enable bit (QE) in Status Register to be set.


Hold

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.

Figure1. Hold Condition



5 Data Protection

The GD25LQ16 provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - -Power-Up
 - -Write Disable (WRDI)
 - -Write Status Register (WRSR)
 - -Page Program (PP)
 - -Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
- Software Protection Mode: The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but not change.
- ♦ Hardware Protection Mode: WP# going low to protected the BP0~BP4 bits and SRP0~1 bits.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command.

Table1. GD25LQ16 Protected area size (CMP=0)

	Status R	Register	Conten	t	Memory Content					
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion		
Х	Х	0	0	0	NONE	NONE	NONE	NONE		
0	0	0	0	1	31	1F0000H-1FFFFFH	64KB	Upper 1/32		
0	0	0	1	0	30 to 31	1E0000H-1FFFFFH	128KB	Upper 1/16		
0	0	0	1	1	28 to 31	1C0000H-1FFFFFH	256KB	Upper 1/8		
0	0	1	0	0	24 to 31	180000H-1FFFFFH	512KB	Upper 1/4		
0	0	1	0	1	16 to 31	100000H-1FFFFFH	1M	Upper 1/2		
0	1	0	0	1	0	000000H-00FFFFH	64KB	Lower 1/32		
0	1	0	1	0	0 to 1	000000H-01FFFFH	128KB	Lower 1/16		
0	1	0	1	1	0 to 3	000000H-03FFFFH	256KB	Lower 1/8		
0	1	1	0	0	0 to 7	000000H-07FFFFH	512KB	Lower 1/4		
0	1	1	0	1	0 to 15	000000H-0FFFFH	1M	Lower 1/2		
Х	Х	1	1	Х	0 to 31	000000H-1FFFFFH	2M	ALL		
1	0	0	0	1	31	1FF000H-1FFFFFH	4KB	Top Block		
1	0	0	1	0	31	1FE000H-1FFFFFH	8KB	Top Block		
1	0	0	1	1	31	1FC000H-1FFFFFH	16KB	Top Block		
1	0	1	0	Х	31	1F8000H-1FFFFFH	32KB	Top Block		
1	1	0	0	1	0	000000H-000FFFH	4KB	Bottom Block		
1	1	0	1	0	0	000000H-001FFFH	8KB	Bottom Block		
1	1	0	1	1	0	000000H-003FFFH	16KB	Bottom Block		
1	1	1	0	Х	0	000000H-007FFFH	32KB	Bottom Block		

GD25LQ16

Table1a. GD25LQ16 Protected area size (CMP=1)

;	Status F	Register	Conten	t	Memory Content						
BP4	BP4 BP3 BP2 BP1 BP0		Blocks	Addresses	Density	Portion					
Χ	Х	0	0	0	0 to 31	000000H-1FFFFFH	2M	ALL			
0	0	0	0	1	0 to 30	000000H-1EFFFFH	1984KB	Lower 31/32			
0	0	0	1	0	0 to 29	000000H-1DFFFFH	1920KB	Lower 15/16			
0	0	0	1	1	0 to 27	000000H-1BFFFFH	1792KB	Lower 7/8			
0	0	1	0	0	0 to 23	000000H-17FFFFH	1536KB	Lower 3/4			
0	0	1	0	1	0 to 15	000000H-0FFFFH	1M	Lower 1/2			
0	1	0	0	1	1 to 31	010000H-1FFFFFH	1984KB	Upper 31/32			
0	1	0	1	0	2 to 31	020000H-1FFFFFH	1920KB	Upper 15/16			
0	1	0	1	1	4 to 31	040000H-1FFFFFH	1792KB	Upper 7/8			
0	1	1	0	0	8 to 31	080000H-1FFFFFH	1536KB	Upper 3/4			
0	1	1	0	1	16 to 31	100000H-1FFFFFH	1M	Upper 1/2			
Х	Х	1	1	Х	NONE	NONE	NONE	NONE			
1	0	0	0	1	0 to 31	000000H-1FEFFFH	2044KB	L - 511/512			
1	0	0	1	0	0 to 31	000000H-1FDFFFH	2040KB	L - 255/256			
1	0	0	1	1	0 to 31	000000H-1FBFFFH	2032KB	L - 127/128			
1	0	1	0	Х	0 to 31	000000H-1F7FFFH	2016KB	L - 63/64			
1	1	0	0	1	0 to 31	001000H-1FFFFFH	2044KB	U - 511/512			
1	1	0	1	0	0 to 31	002000H-1FFFFFH	2040KB	U - 255/256			
1	1	0	1	1	0 to 31	004000H-1FFFFFH	2032KB	U - 127/128			
1	1	1	0	Х	0 to 31	008000H-1FFFFFH	2016KB	U - 63/64			



6 Status Register

S15	S14	S13	S12	S11	S10	S9	S8
SUS1	CMP	LB3	LB2	LB1	SUS2	QE	SRP1
S7	S6	S5	S 4	S 3	S2	S1	S0
SRP0	BP4	BP3	BP2	BP1	BP0	WEL	WIP

The status and control bits of the Status Register are as follows:

WIP bit

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, only if the Block Protect (BP4, BP3, BP2, BP1 and BP0) are set to "None protected.

SRP1, SRP0 bits

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP1	SRP0	#WP	Status Register	Description
0	0	Х	Software Protected	The Status Register can be written to after a Write Enable
				command, WEL=1.(Default)
				WP#=0, the Status Register locked and can not be written
0	1	0	Hardware Protected	to.
0	1	1	Hardware Unprotected	WP#=1, the Status Register is unlocked and can be written
U	1	•	Tiardware Oriprotected	to after a Write Enable command, WEL=1.
1	0	X	Power Supply Look Down(1)	Status Register is protected and can not be written to again
'	U	۸	Power Supply Lock-Down(1)	until the next Power-Down, Power-Up cycle.
1	1	Х	One Time Program(1)	Status Register is permanently protected and can not be
<u> </u>	ı	^	One Time Program(1)	written to.

NOTE:

1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.

GD25LQ16

QE bit

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3 pins are enabled. (The QE bit should never be set to 1 during standard SPI or Dual SPI operation if the WP# or HOLD# pins are tied directly to the power supply or ground)

LB3, LB2, LB1, bits

The LB3, LB2, LB1, bits are non-volatile One Time Program (OTP) bits in Status Register (S13-S11) that provide the write protect control and status to the Security Registers. The default state of LB3-LB1 are 0, the security registers are unlocked. The LB3-LB1 bits can be set to 1 individually using the Write Register instruction. The LB3-LB1 bits are One Time Programmable, once its set to 1, the Security Registers will become read-only permanently.

CMP bit

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

SUS1, SUS2 bit

The SUS1 and SUS2 bit are read only bit in the status register (S15 and S10) that are set to 1 after executing an Program/Erase Suspend (75H) command (The Erase Suspend will set the SUS1 to 1, and the Program Suspend will set the SUS2 to 1). The SUS1 and SUS2 bit are cleared to 0 by Program/Erase Resume (7AH) command as well as a power-down, power-up cycle.

7 COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, most significant bit first on SI, each bit being latched on the rising edges of SCLK.

See Table2, every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been shifted in. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. CS# can be driven high after any bit of the data-out sequence is being shifted out.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is CS# must driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Table2. Commands (Standard/Dual/Quad SPI)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Write Enable	06H						
Write Disable	04H						
Volatile SR	50H						
Write Enable							
Read Status Register	05H	(S7-S0)					(continuou s)
Read Status Register-1	35H	(S15-S8)					(continuou
Write Status Register	01H	(S7-S0)	(S15-S8)				
Read Data	03H	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	(continuou s)
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuou s)
Dual Output Fast Read	3ВН	A23-A16	A15-A8	A7-A0	dummy	(D7- D0)(1)	(continuou
Dual I/O Fast Read	BBH	A23-A8(2)	A7-A0 M7-M0(2)	(D7-D0)(1)			(continuou
Quad Output Fast Read	6BH	A23-A16	A15-A8	A7-A0	dummy	(D7- D0)(3)	(continuou
Quad I/O Fast Read	EBH	A23-A0 M7-M0(4)	dummy(5)	(D7-D0)(3)			(continuou s)
Quad I/O Word	E7H	A23-A0	dummy(6)	(D7-D0)(3)			(continuou
Fast Read(7)		M7-M0(4)					s)
Page Program	02H	A23-A16	A15-A8	A7-A0	(D7-D0)	Next byte	
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	(D7- D0)(3)		



1.8V Uniform Sector Gigabevice Dual and Quad Serial Flash

GD25LQ16

Old a Politice	-						-
Sector Erase	20H	A23-A16	A15-A8	A7-A0			
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0			
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0			
Chip Erase	C7/60H						
Enable QPI	38H						
Enable Reset	66H						
Reset	99H						
Set Burst with Wrap	77H	W6-W4					
Program/Erase	75H						
Suspend							
Program/Erase Resume	7AH						
Deep Power-Down	В9Н						
Release From Deep	ABH	dummy	dummy	dummy	(ID7-ID0)		(continuou
Power-Down, And							s)
Read Device ID							
Release From Deep	ABH						
Power-Down							
Manufacturer/	90H	dummy	dummy	00H	(M7-M0)	(ID7-ID0)	(continuou
Device ID							s)
Manufacturer/	92H	A23-A8	A7-A0,	(M7-M0)			(continuou
Device ID by Dual I/O	3211	7120710	M[7:0]	(ID7-ID0)			s)
Manufacturer/	94H	A23-A0,	dummy	(M7-M0)			(continuou
Device ID by Quad I/O	0	M[7:0]	dunning	(ID7-ID0)			s)
Read Identification	9FH	(M7-M0)	(ID15-ID8)	(ID7-ID0)			(continuou
		((12.10.120)	(.220)			s)
Erase Security	44H	A23-A16	A15-A8	A7-A0			
Registers(8)							
Program Security	42H	A23-A16	A15-A8	A7-A0	(D7-D0)	(D7-D0)	
Registers(8)							
Read Security	48H	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	
Registers(8)							



Table2a. Commands (QPI)

		1	,	1		
Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
Clock Number	(0,1)	(2,3)	(4,5)	(6,7)	(8,9)	(10,11)
Write Enable	06H					
Volatile SR Write Enable	50H					
Write Disable	04H					
Read Status Register	05H	(S7-S0)				
Read Status Register-1	35H	(S15-S8)				
Write Status Register	01H	(S7-S0)	(S15-S8)			
Page Program	02H	A23-A16	A15-A8	A7-A0	(D7-D0)	Next byte
Sector Erase	20H	A23-A16	A15-A8	A7-A0		
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0		
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0		
Chip Erase	C7/60H					
Program/Erase Suspend	75H					
Program/Erase Resume	7AH					
Deep Power-Down	В9Н					
Set Read Parameters	C0H	P7-P0				
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)
Burst Read with Wrap	0CH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)
Quad I/O Fast Read	EBH	A23-A16	A15-A8	A7-A0	M7-M0	(D7-D0)
Release From Deep	ABH	dummy	dummy	dummy	(ID7-ID0)	
Power-Down, And						
Read Device ID						
Manufacturer/	90H	dummy	dummy	00H	(M7-M0)	(ID7-ID0)
Device ID						
Read Identification	9FH	(M7-M0)	(ID15-ID8)	(ID7-ID0)		
Disable QPI	FFH					
Enable Reset	66H					
Reset	99H					

NOTE:

1. Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

2. Dual Input Address

IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0

IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1, M7, M5, M3, M1

3. Quad Output Data

IO0 = (D4, D0,)

IO1 = (D5, D1,)

IO2 = (D6, D2,)

IO3 = (D7, D3,....)

4. Quad Input Address

IO0 = A20, A16, A12, A8, A4, A0, M4, M0

IO1 = A21, A17, A13, A9, A5, A1, M5, M1

IO2 = A22, A18, A14, A10, A6, A2, M6, M2

IO3 = A23, A19, A15, A11, A7, A3, M7, M3

5. Fast Read Quad I/O Data

IO0 = (x, x, x, x, D4, D0,...)

IO1 = (x, x, x, x, D5, D1,...)

IO2 = (x, x, x, x, D6, D2,...)

IO3 = (x, x, x, x, D7, D3,...)

6. Fast Word Read Quad I/O Data

IO0 = (x, x, D4, D0,...)

IO1 = (x, x, D5, D1,...)

IO2 = (x, x, D6, D2,...)

IO3 = (x, x, D7, D3,...)

- 7. Fast Word Read Quad I/O Data: the lowest address bit must be 0.
- 8. Security Registers Address:

Security Register0: A23-A16=00H, A15-A8=00H, A7-A0= Byte Address;

Security Register1: A23-A16=00H, A15-A8=10H, A7-A0= Byte Address;

Security Register2: A23-A16=00H, A15-A8=20H, A7-A0= Byte Address;

Security Register3: A23-A16=00H, A15-A8=30H, A7-A0= Byte Address.

9. QPI Command, Address, Data input/output format:

CLK #0 1 2 3 4 5 6 7 8 9 10 11

IO0= C4, C0, A20, A16, A12, A8, A4, A0, D4, D0, D4, D0,

IO1= C5, C1, A21, A17, A13, A9, A5, A1, D5, D1, D5, D1

IO2= C6, C2, A22, A18, A14, A10, A6, A2, D6, D2, D6, D2

IO3= C7, C3, A23, A19, A15, A11, A7, A3, D7, D3, D7, D3

TABLE OF ID DEFINITIONS

GD25LQ16

Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	C8	60	15
90H	C8		14
ABH			14

7.1 Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.

Figure 2. Write Enable Sequence Diagram





Figure2a. Write Enable Sequence Diagram (QPI)



7.2 Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low →Sending the Write Disable command →CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.

Figure 3. Write Disable Sequence Diagram





Figure3a. Write Disable Sequence Diagram (QPI)



7.3 Write Enable for Volatile Status Register (50H)


The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.

CS# **SCLK** SI SO

Figure 4. Write Enable for Volatile Status Register Sequence Diagram



High-Z



7.4 Read Status Register (RDSR) (05H or 35H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H", the SO will output Status Register bits S7~S0. The command code "35H", the SO will output Status Register bits S15~S8.

Figure 5. Read Status Register Sequence Diagram





Figure5a. Read Status Register Sequence Diagram (QPI)



7.5 Write Status Register (WRSR) (01H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).


The Write Status Register (WRSR) command has no effect on S15, S10, S1 and S0 of the Status Register. CS# must be driven high after the eighth or sixteen bit of the data byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. If CS# is driven high after eighth bit of the data byte, the CMP and QE and SRP1 bits will be cleared to 0. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tw) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table1. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP1 and SRP0) bits in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.

CS# 11 12 13 14 18 10 15 16 22 SCLK Command Status Register in SI 01H МSВ High-Z SO

Figure 6. Write Status Register Sequence Diagram





7.6 Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency f_R, during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 7. Read Data Bytes Sequence Diagram

7.7 Read Data Bytes at Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency fc, during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.





Figure 8. Read Data Bytes at Higher Speed Sequence Diagram

7.8 Fast Read (0BH) in QPI mode

The Fast Read command is also supported in QPI mode. In QPI mode, the number of dummy clocks is configured by the "Set Read Parameters (C0H)" command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4/6/8.

Figure8a. Read Data Bytes at Higher Speed Sequence Diagram (QPI)




7.9 Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO.

The command sequence is shown in followed Figure 9. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Figure9. Dual Output Fast Read Sequence Diagram



7.10 Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in followed Figure 10. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.




Figure 10. Quad Output Fast Read Sequence Diagram

7.11 Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte 2-bit per clock by SI and SO, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 11. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Dual I/O Fast Read with "Continuous Read Mode"

The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in followed Figure11. If the "Continuous Read Mode" bits (M5-4) do not equal (1, 0), the next command requires the first BBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.

Figure 11. Dual I/O Fast Read Sequence Diagram (M5-4≠ (1, 0))





Figure11a. Dual I/O Fast Read Sequence Diagram (M5-4= (1, 0))



7.12 Quad I/O Fast Read (EBH)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO3, IO4, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The command sequence is shown in followed Figure 12. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command.

Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in followed Figure12a. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the first EBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.

CS#

SCLK

O 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

SI(IO0)

EBH

4 0 4 0 4 0 4 0 4 0 4

SO(IO1)

SO(IO1)


FEND FOR SO(IO1)

SO(IO2)

FEND FOR SO(IO3)

Figure 12. Quad I/O Fast Read Sequence Diagram (M5-4≠ (1, 0))

Figure 12a. Quad I/O Fast Read Sequence Diagram (M5-4= (1, 0))



Quad I/O Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) commands prior to EBH. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap Around" feature for the following EBH commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.

Quad I/O Fast Read (EBH) in QPI mode

The Quad I/O Fast Read command is also supported in QPI mode. See Figure 12b. In QPI mode, the number of dummy clocks is configured by the "Set Read Parameters (C0H)" command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4/6/8. In QPI mode, the "Continuous Read Mode" bits M7-M0 are also considered as dummy clocks. "Continuous Read Mode" feature is also available in QPI mode for Quad I/O Fast Read command. "Wrap Around" feature is not available in QPI mode for Quad I/O Fast Read command. To perform a read operation with fixed data length wrap around in QPI mode, a dedicated "Burst Read with Wrap" (0CH) command must be used.




Figure 12b. Quad I/O Fast Read Sequence Diagram (M5-4= (1, 0) QPI)

Quad I/O Word Fast Read (E7H)

The Quad I/O Word Fast Read command is similar to the Quad I/O Fast Read command except that the lowest address bit (A0) must equal 0 and only 2-dummy clock. The command sequence is shown in followed Figure 14. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Word Fast read command.

Quad I/O Word Fast Read with "Continuous Read Mode"

The Quad I/O Word Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Word Fast Read command (after CS# is raised and then lowered) does not require the E7H command code. The command sequence is shown in followed Figure 13. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the first E7H command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.





Figure 13. Quad I/O Word Fast Read Sequence Diagram (M5-4≠ (1, 0))





GD25LQ16

Quad I/O Word Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Quad I/O Word Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) commands prior to E7H. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap Around" feature for the following E7H commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.

7.13 Set Burst with Wrap (77H)


The Set Burst with Wrap command is used in conjunction with "Quad I/O Fast Read" and "Quad I/O Word Fast Read" command to access a fixed length of 8/16/32/64-byte section within a 256-byte page, in standard SPI mode.

The Set Burst with Wrap command sequence: CS# goes low \rightarrow Send Set Burst with Wrap command \rightarrow Send 24 dummy bits \rightarrow Send 8 bits "Wrap bits" \rightarrow CS# goes high.

W6,W5	W4=0		W4=1 (default)	
	Wrap Around	Wrap Length	Wrap Around	Wrap Length
0, 0	Yes	8-byte	No	N/A
0, 1	Yes	16-byte	No	N/A
1, 0	Yes	32-byte	No	N/A
1, 1	Yes	64-byte	No	N/A

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following "Quad I/O Fast Read" and "Quad I/O Word Fast Read" command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1. In QPI mode, the "Burst Read with Wrap (0CH)" command should be used to perform the Read Operation with "Wrap Around" feature. The Wrap Length set by W5-W6 in Standard SPI mode is still valid in QPI mode and can also be reconfigured by "Set Read Parameters (C0H) command.

Figure 14. Set Burst with Wrap Sequence Diagram



7.14 Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low \rightarrow sending Page Program command \rightarrow 3-byte address on SI \rightarrow at least 1 byte data on SI \rightarrow CS# goes high. The command sequence is shown in Figure 15. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.





Figure 15. Page Program Sequence Diagram

Figure15a. Page Program Sequence Diagram (QPI)



7.15 Quad Page Program (32H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address bytes and at least one data byte on IO pins.

The command sequence is shown in Figure 16. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is tpp) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure 16. Quad Page Program Sequence Diagram

7.16 Sector Erase (SE) (20H)

The Sector Erase (SE) command is for erasing the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low \rightarrow sending Sector Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure17. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bit (see Table1&1a) is not executed.

Figure 17. Sector Erase Sequence Diagram





Figure 17a. Sector Erase Sequence Diagram (QPI)



7.17 32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence. The 32KB Block Erase command sequence: CS# goes low → sending 32KB Block Erase command → 3-byte address on SI → CS# goes high. The command sequence is shown in Figure 18. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{SE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table1&1a) is not executed.

Figure 18. 32KB Block Erase Sequence Diagram





Figure 18a. 32KB Block Erase Sequence Diagram (QPI)



7.18 64KB Block Erase (BE) (D8H)

The 64KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence. The 64KB Block Erase command sequence: CS# goes low \rightarrow sending 64KB Block Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure19. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{SE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table1&1a) is not executed.

Figure 19. 64KB Block Erase Sequence Diagram





Figure19a. 64KB Block Erase Sequence Diagram (QPI)



7.19 Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is for erasing the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit .The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence. The Chip Erase command sequence: CS# goes low \rightarrow sending Chip Erase command \rightarrow CS# goes high. The command sequence is shown in Figure 20. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed only if all Block Protect (BP4, BP3, BP2, BP1and BP0) are set to "None protected. The Chip Erase (CE) command is ignored if one or more sectors are protected.

Figure 20. Chip Erase Sequence Diagram





Figure 20a. Chip Erase Sequence Diagram (QPI)



7.20 Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command. This releases the device from this mode. The Release from Deep Power-Down and Read Device ID (RDI) command also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device always Power-Up in the Standby Mode. The Deep Power-Down (DP) command is entered by driving CS# low, followed by the command code on SI. CS# must be driven low for the entire duration of the sequence.

The Deep Power-Down command sequence: CS# goes low → sending Deep Power-Down command → CS# goes high. The command sequence is shown in Figure 21. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of top before the supply current is reduced to Icc2 and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 21. Deep Power-Down Sequence Diagram





Figure21a. Deep Power-Down Sequence Diagram (QPI)



7.21 Release from Deep Power-Down and Read Device ID (RDI) (ABH)

The Release from Power-Down and Read Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure 22. Release from Power-Down will take the time duration of t_{RES1} (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 23. The Device ID value for the GD25LQ16 is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure23, except that after CS# is driven high it must remain high for a time duration of t_{RES2} (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.

Figure 22. Release Power-Down Sequence Diagram




Figure 22a. Release Power-Down Sequence Diagram (QPI)




Figure 23. Release Power-Down/Read Device ID Sequence Diagram





Figure23a. Release Power-Down/Read Device ID Sequence Diagram (QPI)



7.22 Read Manufacture Id/ Device Id (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 24. If the 24-bit address is initially set to 000001H, the Device ID will be read first.





Figure 24. Read Manufacture ID/ Device ID Sequence Diagram





7.23 Read Manufacture ID/ Device ID Dual I/O (92H)

The Read Manufacturer/Device ID Dual I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by dual I/O.

The command is initiated by driving the CS# pin low and shifting the command code "92H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 25. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 25. Read Manufacture ID/ Device ID Dual I/O Sequence Diagram

7.24 Read Manufacture ID/ Device ID Quad I/O (94H)

The Read Manufacturer/Device ID Quad I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by quad I/O.

The command is initiated by driving the CS# pin low and shifting the command code "94H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 26. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 26. Read Manufacture ID/ Device ID Quad I/O Sequence Diagram

7.25 Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# to low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory, being shifted out on Serial Data Output, each bit being shifted out during the falling edge of Serial Clock. The command sequence is shown in Figure 27. The Read Identification (RDID) command is terminated by driving CS# to high at any time during data output. When CS# is driven high, the device is put in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.




Figure 27. Read Identification ID Sequence Diagram

Figure27a. Read Identification ID Sequence Diagram (QPI)

7.26 Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command "75H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01H) and Erase Security Registers (44H, 42H) and Erase commands (20H, 52H, D8H, C7H, 60H) and Page Program command are not allowed during Program/Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation. The Program/Erase Suspend command will be accepted by the device only if the SUS2/SUS1 bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS2/SUS1 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared form 1 to 0 within "tsus" and the SUS2/SUS1 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state. The command sequence is show in Figure 28.




Figure 28. Program/Erase Suspend Sequence Diagram




Figure 28a. Program/Erase Suspend Sequence Diagram (QPI)

7.27 Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase command will be accepted by the device only if the SUS2/SUS1 bit equal to 1 and the WIP bit equal to 0. After issued the SUS2/SUS1 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show in Figure 29.




Figure 29. Program/Erase Resume Sequence Diagram

SCLK

SCLK

Command
7AH

IO₀

IO₁

IO₂

IO₃

Resume previously suspended program or Erase

Figure29a. Program/Erase Resume Sequence Diagram (QPI)

7.28 Erase Security Registers (44H)


The GD25LQ16 provides three 256-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low \rightarrow sending Erase Security Registers command \rightarrow CS# goes high. The command sequence is shown in Figure 30. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is t_{SE}) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB3-1) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-16	A15-12	A11-8	A7-0
Security Register #1	00H	0001	0000	Do not care
Security Register #2	00H	0010	0000	Do not care
Security Register #3	00H	0011	0000	Do not care

Figure 30. Erase Security Registers command Sequence Diagram



7.29 Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. It allows from 1 to 256 bytes Security Registers data to be programmed. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address bytes and at least one data byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tPP) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. If the Security Registers Lock Bit (LB3-1) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address A23-16		A15-12	A11-8	A7-0
Security Register #1	00H	0001	0000	Byte Address
Security Register #2	00H	0010	0000	Byte Address
Security Register #3	00H	0011	0000	Byte Address

CS# 28 29 30 31 32 33 34 35 36 37 38 39 **SCLK** 24-bit address Command Data Byte SI 42H CS# 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 Data Byte 3 Data Byte SI **MSB MSB MSB**

Figure31. Program Security Registers command Sequence Diagram




7.30 Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency fc, during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Once the A9-A0 address reaches the last byte of the register (Byte 3FFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-16	A15-12	A11-8	A7-0
Security Register #0	00H	0000	0000	Byte Address
Security Register #1	00H	0001	0000	Byte Address
Security Register #2	00H	0010	0000	Byte Address
Security Register #3	00H	0011	0000	Byte Address

Figure 32. Read Security Registers command Sequence Diagram




7.31 Set Read Parameters (C0H)

In QPI mode the "Set Read Parameters (C0H)" command can be used to configure the number of dummy clocks for "Fast Read (0BH)", "Quad I/O Fast Read (EBH)" and "Burst Read with Wrap (0CH)" command, and to configure the number of bytes of "Wrap Length" for the "Burst Read with Wrap (0CH)" command. The "Wrap Length" is set by W5-6 bit in the "Set Burst with Wrap (77H)" command. This setting will remain unchanged when the device is switched from Standard SPI mode to QPI mode.

P5-P4	Dummy Clocks	Maximum Read Freq.	P1-P0	Wrap Length
0 0	4	80MHz	0 0	8-byte
0 1	4	80MHz	0 1	16-byte
1 0	6	120MHz	1 0	32-byte
11	8	120MHz	11	64-byte

Figure 33. Set Read Parameters command Sequence Diagram



7.32 BURST READ WITH WRAP (0CH)

The "Burst Read with Wrap (0CH)" command provides an alternative way to perform the read operation with "Wrap Around" in QPI mode. This command is similar to the "Fast Read (0BH)" command in QPI mode, except the addressing of the read operation will "Wrap Around" to the beginning boundary of the "Wrap Around" once the ending boundary is reached. The "Wrap Length" and the number of dummy clocks can be configured by the "Set Read Parameters (C0H)" command.




Figure 34. Burst Read with Wrap command Sequence Diagram

7.33 Enable QPI (38H)

The device support both Standard/Dual/Quad SPI and QPI mode. The "Enable QPI (38H)" command can switch the device from SPI mode to QPI mode. See the command Table 2a for all support QPI commands. In order to switch the device to QPI mode, the Quad Enable (QE) bit in Status Register-1 must be set to 1 first, and "Enable QPI (38H)" command must be issued. If the QE bit is 0, the "Enable QPI (38H)" command will be ignored and the device will remain in SPI mode. When the device is switched from SPI mode to QPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.




Figure 35. Enable QPI mode command Sequence Diagram

7.34 Disable QPI (FFH)

To exit the QPI mode and return to Standard/Dual/Quad SPI mode, the "Disable QPI (FFH)" command must be issued. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.

CS#

SCLK OCommand

FFH IO_0 IO_1 IO_2 IO_3

Figure 36. Disable QPI mode command Sequence Diagram

7.35 Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Continuous Read Mode bit setting (M7-M0) and Wrap Bit Setting (W6-W4).

The "Enable Reset (66H)" and the "Reset (99H)" commands can be issued in either SPI or QPI mode. The "Reset (99H)" command sequence as follow: CS# goes low \rightarrow Sending Enable Reset command \rightarrow CS# goes high \rightarrow CS# goes low \rightarrow Sending Reset command \rightarrow CS# goes high. Once the Reset command is accepted by the device, the device will take approximately t_{RST_R} to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence.





Figure 37. Enable Reset and Reset command Sequence Diagram

Figure 38. Enable Reset and Reset command Sequence Diagram (QPI)





8 ELECTRICAL CHARACTERISTICS

8.1 POWER-ON TIMING

Figure 39. Power-On Timing Sequence Diagram




Table3. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min	Max	Unit
tVSL	VCC(min) To CS# Low	5		ms
VWI	Write Inhibit Voltage VCC(min)	1	1.4	V


8.2 Initial Delivery State

The device is delivered with the memory array erased: all bits are set to 1(each byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).

8.3 Absolute Maximum Ratings

Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	$^{\circ}\!\mathbb{C}$
Storage Temperature	-65 to 150	$^{\circ}$ C
Transient Input / Output Voltage(note: overshoot)	-2.0 to VCC+2.0	V
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
VCC	-0.6 to 2.5	V

Figure 40. Absolute Maximum Ratings Diagram






8.4 Capacitance Measurement Conditions


Symbol	Parameter	Min	Тур	Max	Unit	Conditions
CIN	Input Capacitance	6			pF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
CL	Load Capacitance	30			pF	
	Input Rise And Fall time			5	ns	
	Input Pause Voltage 0.2VCC to 0.8VCC		CC	V		
	Input Timing Reference Voltage	0.3VCC to 0.7VCC		V		
	Output Timing Reference Voltage		0.5VCC		V	

Figure 41. Input Test Waveform and Measurement Level

Maximum Negative Overshoot Waveform



Maximum Positive Overshoot Waveform





8.5 DC CHARACTERISTICS

(T= -40 $^{\circ}\text{C} \sim 85 \,^{\circ}\text{C}$, VCC=1.65 \sim 2.0V)

Symbol	Parameter	Test Condition	Min.	Тур	Max.	Unit.
ILI	Input Leakage Current				±2	μA
ILO	Output Leakage Current				±2	μA
Icc1	Standby Current	CS#=VCC,		20	40	μA
		V _{IN} =VCC or VSS				
I _{CC2}	Deep Power-Down	CS#=VCC,		1	5	μA
	Current	V _{IN} =VCC or VSS				
		CLK=0.1VCC /				
		0.9VCC		15	20	mA
		at 120MHz,		13	20	IIIA
la a c	Operating Current (Read)	Q=Open(*1,*2,*4 I/O)				
Іссз	Operating Current (Read)	CLK=0.1VCC /				
		0.9VCC		13	18	mA
		at 80MHz,		13	10	IIIA
		Q=Open(*1,*2,*4 I/O)				
I _{CC4}	Operating Current (PP)	CS#=VCC			25	mA
Icc5	Operating Current(WRSR)	CS#=VCC			25	mA
Icc6	Operating Current (SE)	CS#=VCC			25	mA
Icc7	Operating Current (BE)	CS#=VCC			25	mA
VIL	Input Low Voltage		-0.5		0.3VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
VoL	Output Low Voltage	I _{OL} =100uA			0.2	V
V _{OH}	Output High Voltage	I _{OH} =-100μA	VCC-0.2	_		V



8.6 AC CHARACTERISTICS

 $(T=-40^{\circ}C\sim85^{\circ}C, VCC=1.65\sim2.0V, C_L=30pf)$

Symbol	Parameter	Min.	Тур.	Max.	Unit.	
4_	Serial Clock Frequency For: 0BH, 3BH, BBH, 6BH, EBH,	DC		120	NAL I-	
fc	E7H	DC.		120	MHz	
fc	Serial Clock Frequency For:	DC.		80/120/120	MHz	
10	0BH, 0CH, EBH with QPI mode (4 & 6 & 8 Dummy clocks)	DC.		00/120/120	1011 12	
f_{R}	Serial Clock Frequency For: Read(03H)	DC.		80	MHz	
tсьн	Serial Clock High Time	4			ns	
tcll	Serial Clock Low Time	4			ns	
tclch	Serial Clock Rise Time (Slew Rate)	0.1			V/ns	
tchcl	Serial Clock Fall Time (Slew Rate)	0.1			V/ns	
tslch	CS# Active Setup Time	5			ns	
t _{CHSH}	CS# Active Hold Time	5			ns	
t _{SHCH}	CS# Not Active Setup Time	5			ns	
t _{CHSL}	CS# Not Active Hold Time	5			ns	
t _{SHSL}	CS# High Time (read/write)	20			ns	
tshqz	Output Disable Time			6	ns	
tcLQX	Output Hold Time	1.2			ns	
tоvсн	Data In Setup Time	2			ns	
tchdx	Data In Hold Time	2			ns	
thlch	Hold# Low Setup Time (relative to Clock)	5			ns	
tннсн	Hold# High Setup Time (relative to Clock)	5			ns	
tchhl	Hold# High Hold Time (relative to Clock)	5			ns	
tсннн	Hold# Low Hold Time (relative to Clock)	5			ns	
t _{HLQZ}	Hold# Low To High-Z Output			6	ns	
thhqx	Hold# Low To Low-Z Output			6	ns	
tclqv	Clock Low To Output Valid			7	ns	
twhsl	Write Protect Setup Time Before CS# Low	20			ns	
tshwl	Write Protect Hold Time After CS# High	100			ns	
t _{DP}	CS# High To Deep Power-Down Mode			20	μs	
	CS# High To Standby Mode Without Electronic			00		
t _{RES1}	Signature Read			20	μs	
t	CS# High To Standby Mode With Electronic Signature			20	110	
t _{RES2}	Read			20	μs	
t _{RST_R}	CS# High To Next Command After Reset (from read)			20	μs	
t _{RST_P}	CS# High To Next Command After Reset (from program)			20	μs	
t _{RST_E}	CS# High To Next Command After Reset (from erase)			12	ms	
tsus	CS# High To Next Command After Suspend			20	us	
tw	Write Status Register Cycle Time		5	15	ms	
tpp	Page Programming Time		0.4	2.4	ms	
			1	ĺ.	<u> </u>	

GD25LQ16

ľ	tse	Sector Erase Time	60	500	ms
Ī	t _{BE}	Block Erase Time(32K Bytes/64K Bytes)	0.3/0.5	1.0/1.2	S
	tce	Chip Erase Time(GD25LQ16)	10	20	s

Figure 42. Serial Input Timing




Figure 43. Output Timing






Figure 44. Hold Timing



9 ORDERING INFORMATION




9.1. Valid Part Numbers


Please contact Gigadevice regional sales for the latest product selection and available from factors.


Product Number	Density	Package Type	Temperature
GD25LQ16TIG	16Mbit	SOP8 150mil	-40℃ to +85℃
GD25LQ16SIG	16Mbit	SOP8 208mil	-40°C to +85°C
GD25LQ16MIG	16Mbit	VSOP8 150mil	-40℃ to +85℃
GD25LQ16VIG	16Mbit	VSOP8 208mil	-40℃ to +85℃
GD25LQ16WIG	16Mbit	WSON8 (6*5mm)	-40°C to +85°C
GD25LQ16NIG	16Mbit	USON8(3*4mm)	-40℃ to +85℃
GD25LQ16QIG	16Mbit	USON8(4*4mm,thickness0.45mm)	-40℃ to +85℃
GD25LQ16HIG	16Mbit	USON8(3*3mm)	-40℃ to +85℃
GD25LQ16LIG	16Mbit	WLCSP	-40°C to +85°C


10 PACKAGE INFORMATION

10.1 Package SOP8 150MIL












Dimensions

Symb	ol		A1	A2	b	С	D	Е	E1			L1	θ	~	0
Unit		Α	AI	AZ	В		J D	_	E1	е	L	LI	0	α	β
	Min	1.35	0.05	1.35	0.31	0.15	4.77	5.80	3.80	-	0.40	0.85	0°	6°	11°
mm	Nom	-	-	-	-	-	4.90	6.00	3.90	1.27	-	1.06	-	7°	12°
	Max	1.75	0.25	1.55	0.51	0.25	5.03	6.20	4.00	-	0.90	1.27	8°	8°	13°
	Min	0.053	0.002	0.053	0.012	0.006	0.188	0.228	0.149	-	0.016	0.033	0°	6°	11°
Inch	Nom	-	-	-	0.016	-	0.193	0.236	0.154	0.050	-	0.042	-	7°	12°
	Max	0.069	0.010	0.061	0.020	0.010	0.198	0.244	0.158	-	0.035	0.050	8°	8°	13°

Note:Both package length and width include mold flash.








Dimensions

Sym	bol	Α	A1	A2	b	С	D	Е	E1	е		L1	θ
Unit			Α'	72				_			_		
	Min	1.75	0.05	1.70	0.31	0.18	5.13	7.70	5.18		0.50	1.21	0
mm	Nom	1.95	0.15	1.80	0.41	0.21	5.23	7.90	5.28	1.27	0.67	1.31	5
	Max	2.16	0.25	1.91	0.51	0.25	5.33	8.10	5.38		0.85	1.41	8
	Min	0.069	0.002	0.067	0.012	0.007	0.202	0.303	0.204		0.020	0.048	0
Inch	Nom	0.077	0.006	0.071	0.016	0.008	0.206	0.311	0.208	0.050	0.026	0.052	5
	Max	0.085	0.010	0.075	0.020	0.010	0.210	0.319	0.212		0.033	0.056	8

Note:Both package length and width do not include mold flash.

10.3 Package VSOP8 150MIL





Dimensions


Symb	ool							_	-4						_
Unit		A	A1	A2	b	С	D	E	E1	е	L	L1	θ	α	β
	Min	-	0.05	0.65	0.35	0.09	4.80	5.80	3.80	-	0.40	-	0°	-	-
mm	Nom	-	0.10	0.70	0.42	-	4.90	6.00	3.90	1.27	0.71	1.05	-	10°	10°
	Max	0.90	0.15	0.75	0.48	0.20	5.00	6.20	4.00	-	1.27	-	10°	-	-
	Min	-	0.002	0.026	0.014	0.004	0.189	0.228	0.150	-	0.016	-	0°	-	-
Inch	Nom	-	0.004	0.028	0.017	-	0.193	0.236	0.154	0.050	0.028	0.041	-	10°	10°
	Max	0.035	0.006	0.030	0.019	0.008	0.197	0.244	0.157	-	0.050	-	10°	-	-

Note:Both package length and width do not include mold flash.

10.4 Package VSOP8 208MIL








Dimensions

C.	mbal												
Эуі	mbol	Α	A1	A2	b	D	Е	E1	е	1	L1	С	θ
J	nit		7.1	7.2			1		· ·	_	-	•	
	Min	0.80	0.05	0.75	0.35	5.18	7.70	5.18	-	0.50		0.09	0°
mm	Nom	0.90	0.10	0.80	0.42	5.28	7.90	5.28	1.27BSC	0.65	1.31REF	-	-
	Max	1.00	0.15	0.85	0.48	5.38	8.10	5.38	-	0.80		0.2	10°
	Min	0.032	0.002	0.030	0.014	0.204	0.303	0.204	-	0.020		0.004	0°
Inch	Nom	0.035	0.004	0.031	0.017	0.208	0.311	0.208	0.050BSC	0.026	0.052REF	0	-
	Max	0.04	0.006	0.033	0.019	0.212	0.319	0.212	-	0.031		0.008	10°

Note:Both package length and width include mold flash.

10.5 Package WSON 8 (6*5mm)



Bottom View


Dimensions

Symb	ool			4.0		_	D4	_	F4	_		
Unit		Α	A1	A2	b	D	D1	E	E1	е	У	L
	Min	0.70		0.19	0.35	5.90	3.25	4.90	3.85		0.00	0.50
mm	Nom	0.75		0.22	0.42	6.00	3.37	5.00	3.97	1.27 BSC	0.04	0.60
	Max	0.80	0.05	0.25	0.48	6.10	3.50	5.10	4.10		0.08	0.75
	Min	0.028		0.007	0.014	0.232	0.128	0.193	0.151		0.000	0.020
Inch	Nom	0.030		0.009	0.016	0.236	0.133	0.197	0.156	0.05 BSC	0.001	0.024
	Max	0.032	0.002	0.010	0.019	0.240	0.138	0.201	0.161		0.003	0.030


Note:

- 1. Both package length and width do not include mold flash.
- 2. The exposed metal pad area on the bottom of the package is connected to device ground (GND pin), so both Floating and connecting GND of exposed pad are also available.

10.6 Package USON8 (3*4mm)



Top View




Bottom View

Dimensions

Syml	bol			4.2	4.2	L	_	_			V4	V2	
Unit		Α	A1	A2	A3	b	D	E	е	J	K 1	K2	L
	Min	0.50	0.00	0.35		0.25	2.90	3.90		0.10	0.70	0.70	0.55
mm	Nom	0.55		0.40	0.15	0.30	3.00	4.00	0.80	0.20	0.80	0.80	0.60
	Max	0.60	0.05	0.45	REF	0.35	3.10	4.10	BSC	0.30	0.90	0.90	0.65
	Min	0.020	0.000	0.001		0.010	0.114	0.153		0.000	0.002	0.002	0.001
Inch	Nom	0.022		0.001	0.15	0.012	0.118	0.157	0.80	0.001	0.002	0.002	0.001
	Max	0.024	0.002	0.001	REF	0.014	0.122	0.161	BSC	0.001	0.002	0.002	0.002


Note:

- 1. Both package length and width do not include mold flash.
- 2. The exposed metal pad area on the bottom of the package is connected to device ground (GND pin), so both Floating and connecting GND of exposed pad are also available.



Side View

10.7 Package USON8 (4*4mm, 0.45 thickness)




Dimensions

Symb	ol			4.0	4.2		-	_			14	
Unit		A	A1	A2	А3	b	D	E	е	J	K	L
	Min	0.40	0.00		0.25	0.25	3.90	3.90		2.20	2.90	0.35
mm	Nom	0.45			0.30	0.30	4.00	4.00		2.30	3.00	0.40
	Max	0.50	0.05	0.15	0.35	0.35	4.10	4.10	0.8	2.40	3.10	0.45
	Min	0.015	0.000	REF	0.009	0.009	0.153	0.153	BSC	0.086	0.114	0.013
Inch	Nom	0.017			0.011	0.011	0.157	0.157		0.090	0.118	0.015
	Max	0.019	0.001		0.013	0.013	0.161	0.161		0.094	0.122	0.017

Note:Both package length and width do not include mold flash.

10.8 Package USON8 (3*3mm)




Bottom View


Dimensions


Syml	ool			40	40			_	_		D4	-4
Unit		Α	A1	A2	A3	b	D	E	е	L	D1	E1
	Min	0.40	0.00	0.25		0.20	2.95	2.95		0.35	1.65	2.15
mm	Nom	0.45		0.30	0.15	0.25	3.00	3.00	0.50	0.40	1.70	2.20
	Max	0.50	0.05	0.35	REF	0.30	3.05	3.05	BSC	0.45	1.75	2.25
	Min	0.016	0.000	0.010		0.008	0.116	0.116		0.014	0.065	0.085
Inch	Nom	0.018		0.012	0.006	0.010	0.118	0.118	0.020	0.016	0.067	0.087
	Max	0.020	0.002	0.014	REF	0.012	0.120	0.120	BSC	0.018	0.069	0.089

Note:

- 1. Both package length and width do not include mold flash.
- 2. The exposed metal pad area on the bottom of the package is connected to device ground (GND pin), so both Floating and connecting GND of exposed pad are also available.








Dimensions

Syı	mbol	Α	A1	A2	А3	D	D1	E	E1	b	x1	x2	y1	y2
U	Init		Λ'	72	73			_			^'	^2	y ,	y Z
	Min	0.460	0.130	0.260	0.030	1.481	0.500	2.495	1.500	0.270	0.5125	0.5125	0.5055	0.5055
mm	Nom	0.480	0.160	0.280	0.040	1.511	BSC	2.525	BSC	0.300	REF	REF	REF	REF
	Max	0.500	0.190	0.300	0.050	1.541		2.555		0.330				
	Min	0.018	0.005	0.010	0.001	0.058	0.020	0.098	0.059	0.012	0.020	0.020	0.020	0.020
Inch	Nom	0.019	0.006	0.011	0.002	0.059	BSC	0.100	BSC	0.012	REF	REF	REF	REF
	Max	0.020	0.007	0.012	0.002	0.061		0.101		0.013				



11 REVISION HISTORY

1.1 Update AC CHARACTERISTICS, Improve Tpp typ	ate
1.1 Update ORDERING INFORMATION 1.2 Update AC CHARACTERISTICS, Improve Tclqx min Update AC CHARACTERISTICS, The 32KB max 0.8s change to 1.0s, Update ORDERING INFORMATION, delete USON8 3x2mm, add USON8 4x3mm, Update PACKAGE INFORMATION, add package USON8 4x3mm Update PACKAGE INFORMATION, add package USON8 4x3mm Update PACKAGE INFORMATION, add package VSOP8 150mil Update PACKAGE INFORMATION, package TSOP8 208mil rename to VSOP8 208mil Update ORDERING INFORMATION: add package SOP8 208mil Update ORDERING INFORMATION: add package SOP8 208mil Update DACKAGE INFORMATION: add package SOP8 208mil Update DACKAGE INFORMATION: add package SOP8 208mil Update DC CHARACTERISTICS: lccs, lccs, lccs, lccr max 10Ma change to max 20Ma Update DC CHARACTERISTICS: lccs, lccs, lccr, lccs, lccr max 20Ma change to max 25Ma 1.6 Update DC CHARACTERISTICS: lccs, lccs, lccr, lccs, lccr max 20Ma change to max 25Ma 1.7 Update DC CHARACTERISTICS: lccs, lccs, lccr, lccs, lccr max 20Ma change to max 25Ma 1.8 Update Package SOP8 150mil Update Package USON8 4x4mm 1.9 Update Package USON8 4x4mm 2.0 Update Package USON8 4x4mm 2.1 Add Package USON8 4x4mm 2.1 Add Package USON8 4x4mm 2.1 Add Package USON8 4x4mm 2.2 Update Package USON8 (4x4mm, 0.45 thickness) Update Package USON8 (3°3mm) Modify Package USON8 (3°3mm) Modify Package USON8 (4°4mm) Modify Power-On Timing Modify Power-O	21,2012
Update ORDERING INFORMATION 1.2 Update AC CHARACTERISTICS, Improve Tclqx min Update AC CHARACTERISTICS, The 32KB max 0.8s change to 1.0s, Update ORDERING INFORMATION, delete USON8 3x2mm, add USON8 4x3mm, Update PACKAGE INFORMATION, add package USON8 4x3mm Update PACKAGE INFORMATION, add package USON8 4x3mm Update PACKAGE INFORMATION, add package VSOP8 150mil Update PACKAGE INFORMATION, package TSOP8 208mil rename to VSOP8 208mil Update ORDERING INFORMATION: add package SOP8 208mil Update ORDERING INFORMATION: add package SOP8 208mil Update DC CHARACTERISTICS: loca, loca, loca, loca max 10Ma change to max 20Ma Update DC CHARACTERISTICS: loca Test Condition Q=Open(*1 l/O) change to Q=Open(*1,*2,*4 l/O) 1.7 Update DC CHARACTERISTICS: loca, loca, loca, loca max 20Ma change to max 25Ma Update Package SOP8 150mil Update Package USON8 4x4mm Update Package USON8 (4x4mm, 0.45 thickness) 2.0 Update Package USON8 (3*3mm) Modify AC CHARACTERISTICS: Ichel Min.0.2 V/ns Change to 0.1 V/ns (ICLC Min.0.2 V/ns Change to 0.1 V/ns Modify POWER-ON TiMING Modify POWER-	1 2012
Update AC CHARACTERISTICS, Tbe 32KB max 0.8s change to 1.0s,	1,2012
1.3 Update ORDERING INFORMATION, delete USON8 3x2mm, add USON8 4x3mm, Update PACKAGE INFORMATION, add package USON8 4x3mm Update PACKAGE INFORMATION, add package VSOP8 150mil Update PACKAGE INFORMATION, package TSOP8 208mil rename to VSOP8 208mil Update ORDERING INFORMATION 1.5 Update ORDERING INFORMATION: add package SOP8 208mil Update ORDERING INFORMATION: add package SOP8 208mil Update PACKAGE INFORMATION: add package SOP8 208mil Update DC CHARACTERISTICS: Icca, Iccs, Icca, Iccs, Icca max 10Ma change to max 20Ma Update DC CHARACTERISTICS: Icca, Iccs, Icca, Iccs, Icca, Iccs max 20Ma change to max 25Ma 1.6 Update DC CHARACTERISTICS: Icca, Iccs, Icca, Iccs, Icca max 20Ma change to max 25Ma 1.7 Update DC CHARACTERISTICS: Icca, Iccs, Icca, Iccs max 20Ma change to max 25Ma 1.8 Update Package SOP8 150mil Update Package USON8 4x4mm 1.9 Update Package USON8 4x4mm 2.0 Update Package USON8 4x4mm Update Package USON8 4x4mm 2.1 Add Package USON8 (4x4mm, 0.45 thickness) 2.2 Update Package USON8 (3°3mm) Modify AC CHARACTERISTICS: ICCHCL Min.0.2 V/ns Change to 0.1 V/ns ICLCH Min.0.2 V/ns Change to 0.1 V/ns Modify POWER-ON TIMING Modify	9,2013
1.3 4x3mm, Update PACKAGE INFORMATION, add package USON8 4x3mm Update PACKAGE INFORMATION, add package VSOP8 150mil Update PACKAGE INFORMATION, package TSOP8 208mil rename to VSOP8 208mil Update ORDERING INFORMATION: add package SOP8 208mil Update ORDERING INFORMATION: add package SOP8 208mil Update PACKAGE INFORMATION: add package SOP8 208mil Update DC CHARACTERISTICS: lcc4, lcc5, lcc6, lcc7 max 10Ma change to max 20Ma Update DC CHARACTERISTICS: lcc3 Test Condition Q=Open(*1 I/O) change to Q=Open(*1,*2,*4 I/O) 1.7 Update DC CHARACTERISTICS: lcc4, lcc5, lcc6, lcc7 max 20Ma change to max 25Ma Update Package SOP8 150mil Update Package SOP8 150mil Update Package SOP8 150mil Update Package USON8 4x4mm 1.9 Update Package USON8 4x4mm Update Package USON8 4x3mm Update Package USON8 4x4mm 2.0 Update Package USON8 4x4mm 2.1 Add Package USON8 (4x4mm, 0.45 thickness) 3.2 Update Package USON8 (3*3mm) 4.3 Add Package USON8 (3*3mm) 4.4 Modify PCWER-ON TIMING Modify POWER-ON TIMING Modify Power Power Power Power Tower Power P	
4x3mm, Update PACKAGE INFORMATION, add package USON8 4x3mm Update PACKAGE INFORMATION, add package VSOP8 150mil Update PACKAGE INFORMATION, package TSOP8 208mil rename to VSOP8 208mil Update ORDERING INFORMATION 1.5 Update ORDERING INFORMATION: add package SOP8 208mil Update PACKAGE INFORMATION: add package SOP8 208mil Update PACKAGE INFORMATION: add package SOP8 208mil Update DC CHARACTERISTICS: Iccs, Iccs, Iccs, Iccr max 10Ma change to max 20Ma Update DC CHARACTERISTICS: Icc3 Test Condition Q=Open(*1 I/O) change to Q=Open(*1,*2,*4 I/O) 1.7 Update DC CHARACTERISTICS: Icc4, Icc5, Icc5, Icc7 max 20Ma change to max 25Ma 1.8 Update Package SOP8 150mil Update Absolute Maximum Ratings 1.9 Update Package USON8 4x4mm 2.0 Update Package USON8 4x4mm Update Package USON8 4x3mm Update Package USON8 4x4mm 2.1 Add Package USON8 4x4mm 2.1 Add Package USON8 (4x4mm, 0.45 thickness) July.3 Add Package USON8 (3mm) Wodify AC CHARACTERISTICS: ICHCL Min.0.2 V/ns Change to 0.1 V/ns tCLCH Min.0 2 V/ns Change to 0.1 V/ns Modify POWER-ON TIMING Modify AC CHARACTERISTICS	- 0040
Update PACKAGE INFORMATION, add package VSOP8 150mil Update PACKAGE INFORMATION, package TSOP8 208mil rename to VSOP8 208mil Update ORDERING INFORMATION: add package SOP8 208mil Update ORDERING INFORMATION: add package SOP8 208mil Update PACKAGE INFORMATION: add package SOP8 208mil Update PACKAGE INFORMATION: add package SOP8 208mil Update DC CHARACTERISTICS: Icc4, Icc5, Icc6, Icc7 max 10Ma change to max 20Ma Update DC CHARACTERISTICS: Icc3 Test Condition Q=Open(*1 I/O) change to Q=Open(*1,*2,*4 I/O) Update DC CHARACTERISTICS: Icc4, Icc5, Icc6, Icc7 max 20Ma change to max 25Ma Aug. 2 Update DC CHARACTERISTICS: Icc4, Icc5, Icc6, Icc7 max 20Ma change to max 25Ma Aug. 2 Update Package SOP8 150mil Update Absolute Maximum Ratings Sep. 1 Update Package USON8 4x4mm May. 2 Update Package USON8 4x3mm Update Package USON8 4x3mm Update Package USON8 4x3mm Update Package USON8 (4x4mm, 0.45 thickness) July.3 2.1 Add Package USON8 (4x4mm, 0.45 thickness) July.3 Add Package USON8 (3*3mm) Sep. 2 Modify AC CHARACTERISTICS: tCHCL Min.0.2 V/ns Change to 0.1 V/ns CLCH Min.0.2 V/ns Change to 0.1 V/ns Modify POWER-ON TIMING Modify POWER-O),2013
1.4 Update PACKAGE INFORMATION, package TSOP8 208mil rename to VSOP8 208mil Update ORDERING INFORMATION: add package SOP8 208mil Update ORDERING INFORMATION: add package SOP8 208mil Update PACKAGE INFORMATION: add package SOP8 208mil Update PACKAGE INFORMATION: add package SOP8 208mil Update DC CHARACTERISTICS: Icc4, Icc5, Icc6, Icc7 max 10Ma change to max 20Ma Update DC CHARACTERISTICS: Icc3 Test Condition Q=Open(*1 I/O) change to Q=Open(*1,*2,*4 I/O) 1.7 Update DC CHARACTERISTICS: Icc4, Icc5, Icc6, Icc7 max 20Ma change to max 25Ma Update Package SOP8 150mil Update Absolute Maximum Ratings 1.8 Update Package USON8 4x4mm May. 2 Update Package USON8 4x4mm Jupdate Package USON8 4x4mm Update Package USON8 4x4mm Jupdate Package USON8 4x4mm Jupdate Package USON8 4x4mm Jupdate Package USON8 (4x4mm, 0.45 thickness) July.3 2.1 Add Package USON8 (3*3mm) Modify AC CHARACTERISTICS: ICCHCL Min.0.2 V/ns Change to 0.1 V/ns ICCH Min.0.2 V/ns Change to 0.1 V/ns Modify POWER-ON TIMING Figure Toward Package USON8 (**3mm)	
1.4 VSOP8 208mil Update ORDERING INFORMATION 1.5 Update ORDERING INFORMATION: add package SOP8 208mil Update PACKAGE INFORMATION: add package SOP8 208mil Update DC CHARACTERISTICS: Icc4, Icc5, Icc6, Icc7 max 10Ma change to max 20Ma Update DC CHARACTERISTICS: Icc4, Icc5, Icc6, Icc7 max 10Ma change to max 20Ma Update DC CHARACTERISTICS: Icc4, Icc5, Icc6, Icc7 max 20Ma change to max 25Ma Update DC CHARACTERISTICS: Icc4, Icc5, Icc6, Icc7 max 20Ma change to max 25Ma Update Package SOP8 150mil Update Absolute Maximum Ratings 1.9 Update Package USON8 4x4mm Update Package USON8 4x4mm 2.0 Update Package USON8 4x3mm Update Package USON8 4x4mm 2.1 Add Package USON8 4x4mm 2.1 Add Package USON8 (4x4mm, 0.45 thickness) Update Package USON8 (3°3mm) Sep. 2 Modify AC CHARACTERISTICS: tCHCL Min.0.2 V/ns Change to 0.1 V/ns ICLCH Min.0.2 V/ns Change to 0.1 V/ns Modify POWER-ON TIMING TIMING Modify POWER-ON TIMING Modify POWER-ON TIMING TIMING Modify POWER-ON TI	
VSOP8 208mil Update ORDERING INFORMATION	0.0040
1.5 Update ORDERING INFORMATION: add package SOP8 208mil Update PACKAGE INFORMATION: add package SOP8 208mil Update DC CHARACTERISTICS: Iccs, Iccs, Iccr max 10Ma change to max 20Ma Update DC CHARACTERISTICS: Iccs Test Condition Q=Open(*1 I/O) change to Q=Open(*1,*2,*4 I/O) 1.7 Update DC CHARACTERISTICS: Iccs, Iccs, Iccr max 20Ma change to max 25Ma 1.8 Update Package SOP8 150mil Update Package SOP8 150mil Update Absolute Maximum Ratings 1.9 Update Package USON8 4x4mm Update Package USON8 4x3mm Update Package USON8 4x4mm 2.0 Update Package USON8 4x4mm 2.1 Add Package USON8 4x4mm 2.1 Add Package USON8 (4x4mm, 0.45 thickness) 1.9 Update Package USON8 (3*3mm) Sep. 2: Update Package USON8 (3*3mm) Sep. 2: Add Package USON8 (3*3mm) Modify AC CHARACTERISTICS: tCHCL Min.0.2 V/ns Change to 0.1 V/ns tCLCH Min.0.2 V/ns Change to 0.1 V/ns Modify POWER-ON TIMING	6,2013
Update PACKAGE INFORMATION: add package SOP8 208mil Update DC CHARACTERISTICS: Icc4, Icc5, Icc5, Icc7 max 10Ma change to max 20Ma Update DC CHARACTERISTICS: Icc3 Test Condition Q=Open(*1 I/O) change to Q=Open(*1,*2,*4 I/O) 1.7	
Update PACKAGE INFORMATION: add package SOP8 208mil Update DC CHARACTERISTICS: Iccs, Iccs, Iccs, Iccr max 10Ma change to max 20Ma Update DC CHARACTERISTICS: Iccs Test Condition Q=Open(*1 I/O) change to Q=Open(*1,*2,*4 I/O) 1.7 Update DC CHARACTERISTICS: Iccs, Iccs, Iccr max 20Ma change to max 25Ma Update Package SOP8 150mil Update Package USON8 4x4mm Update Package USON8 4x4mm Update Package USON8 4x3mm Update Package USON8 4x4mm 2.0 Update Package USON8 4x4mm Update Package USON8 (*5mm) Update Package USON8 (4x4mm, 0.45 thickness) Update Package USON8 (3*3mm) Sep.2: Modify AC CHARACTERISTICS: ICHCL Min.0.2 V/ns Change to 0.1 V/ns tCLCH Min.0.2 V/ns Change to 0.1 V/ns Modify Power-On TiMING	2 0040
1.6), 2013
1.6 Update DC CHARACTERISTICS: Icc3 Test Condition Q=Open(*1 I/O) change to Q=Open(*1,*2,*4 I/O) 1.7 Update DC CHARACTERISTICS: Icc4, Icc5, Icc6, Icc7 max 20Ma change to max 25Ma 1.8 Update Package SOP8 150mil Update Package USON8 4x4mm 1.9 Update Package USON8 4x4mm 2.0 Update Package USON8 4x3mm Update Package USON8 4x4mm 2.1 Add Package USON8 4x4mm 2.1 Add Package USON8 (4x4mm, 0.45 thickness) 2.2 Update Package SOP8 208MIL 2.3 Add Package USON8 (3*3mm) Modify AC CHARACTERISTICS: tCHCL Min.0.2 V/ns Change to 0.1 V/ns tCLCH Min.0.2 V/ns Change to 0.1 V/ns Modify Power-On TiMING	
Update DC CHARACTERISTICS: Icc3 Test Condition Q=Open(*1 I/O) change to Q=Open(*1,*2,*4 I/O) 1.7	4 2044
1.7 Update DC CHARACTERISTICS: Icc4, Icc5, Icc6, Icc7 max 20Ma change to max 25Ma 1.8 Update Package SOP8 150mil Update Absolute Maximum Ratings 1.9 Update Package USON8 4x4mm 2.0 Update Package USON8 4x3mm Update Package USON8 4x3mm Update Package USON8 4x4mm 2.1 Add Package USON8 (4x4mm, 0.45 thickness) 2.2 Update Package USON8 (3*3mm) 2.3 Add Package USON8 (3*3mm) Modify AC CHARACTERISTICS: tCHCL Min.0.2 V/ns Change to 0.1 V/ns tCLCH Min.0.2 V/ns Change to 0.1 V/ns Modify POWER-ON TIMING Modify AC CHARACTERISTICS Feb.2:	1, 2014
1.7 max 25Ma Aug. 2 1.8 Update Package SOP8 150mil Sep. 1 1.9 Update Package USON8 4x4mm May. 2 Update Package WSON 8 (6*5mm) Update Package USON8 4x3mm Jun. 18 Update Package USON8 4x4mm Jun. 18 Update Package USON8 4x4mm July.3 2.1 Add Package USON8 (4x4mm, 0.45 thickness) July.3 2.2 Update Package SOP8 208MIL July.1 2.3 Add Package USON8 (3*3mm) Sep.2 Modify AC CHARACTERISTICS: tCHCL Min.0.2 V/ns Change to 0.1 V/ns tCLCH Min.0.2 V/ns Change to 0.1 V/ns Modify POWER-ON TIMING Modify Package USON8 (4*3mm) Modify POWER-ON TIMING Modify POWER-ON TIMING Modify POWER-ON TIMING Modify AC CHARACTERISTICS Feb.2:	
1.8	2011
1.8 Update Absolute Maximum Ratings 1.9 Update Package USON8 4x4mm 2.0 Update Package USON8 4x3mm	.2, 2014
Update Absolute Maximum Ratings 1.9 Update Package USON8 4x4mm	0. 2014
Update Package WSON 8 (6*5mm)	0, 2014
2.0 Update Package USON8 4x3mm Update Package USON8 4x4mm 2.1 Add Package USON8 (4x4mm, 0.45 thickness) 2.2 Update Package SOP8 208MIL 2.3 Add Package USON8 (3*3mm) Modify AC CHARACTERISTICS: tCHCL Min.0.2 V/ns Change to 0.1 V/ns tCLCH Min.0.2 V/ns Change to 0.1 V/ns Modify POWER-ON TIMING Modify AC CHARACTERISTICS Feb.2:	20,2015
Update Package USON8 4x4mm 2.1 Add Package USON8 (4x4mm, 0.45 thickness) 2.2 Update Package SOP8 208MIL 2.3 Add Package USON8 (3*3mm) Sep.2 Modify AC CHARACTERISTICS: tCHCL Min.0.2 V/ns Change to 0.1 V/ns tCLCH Min.0.2 V/ns Change to 0.1 V/ns Modify POWER-ON TIMING Modify Package USON8 (4*3mm) Modify POWER-ON TIMING Modify POWER-ON TIMING Modify AC CHARACTERISTICS Feb.25	
2.1 Add Package USON8 (4x4mm, 0.45 thickness) 2.2 Update Package SOP8 208MIL 2.3 Add Package USON8 (3*3mm) Sep.2 Modify AC CHARACTERISTICS: tCHCL Min.0.2 V/ns Change to 0.1 V/ns tCLCH Min.0.2 V/ns Change to 0.1 V/ns Modify POWER-ON TIMING Modify Package USON8 (4*3mm) Modify POWER-ON TIMING Modify POWER-ON TIMING Modify AC CHARACTERISTICS Feb.25	5, 2015
2.2 Update Package SOP8 208MIL 2.3 Add Package USON8 (3*3mm) Sep.2: Modify AC CHARACTERISTICS: tCHCL Min.0.2 V/ns Change to 0.1 V/ns tCLCH Min.0.2 V/ns Change to 0.1 V/ns Modify POWER-ON TIMING Modify Package USON8 (4*3mm) Modify POWER-ON TIMING Modify POWER-ON TIMING Modify AC CHARACTERISTICS Feb.2:	
2.3 Add Package USON8 (3*3mm) Modify AC CHARACTERISTICS: tCHCL Min.0.2 V/ns Change to 0.1 V/ns tCLCH Min.0.2 V/ns Change to 0.1 V/ns Modify POWER-ON TIMING Modify Package USON8 (4*3mm) Modify POWER-ON TIMING Modify AC CHARACTERISTICS Feb.25	3, 2015
Modify AC CHARACTERISTICS: tCHCL Min.0.2 V/ns Change to 0.1 V/ns tCLCH Min.0.2 V/ns Change to 0.1 V/ns Modify POWER-ON TIMING Modify Package USON8 (4*3mm) Modify POWER-ON TIMING Modify AC CHARACTERISTICS Feb.25	4,2015
2.4 tCLCH Min.0.2 V/ns Change to 0.1 V/ns Modify POWER-ON TIMING Modify Package USON8 (4*3mm) Modify POWER-ON TIMING Modify AC CHARACTERISTICS Feb.25	24,2015
2.4 Modify POWER-ON TIMING Modify Package USON8 (4*3mm) Modify POWER-ON TIMING Modify AC CHARACTERISTICS Feb.25	
Modify POWER-ON TIMING Modify Package USON8 (4*3mm) Modify POWER-ON TIMING Modify AC CHARACTERISTICS Feb.2:	1 2015
Modify POWER-ON TIMING Modify AC CHARACTERISTICS Feb.2:	1,2015
Modify AC CHARACTERISTICS 2.5 Feb.29	
2.5 Feb.29	
Modify ORDERING INFORMATION	5 2016
, , , , , , , , , , , , , , , , , , , ,	.U,ZU10
Add Package WLCSP	
Modify General Description	9 2016
2.6 Add Package WLCSP Apr.18	8,2016
2.7 Modify Typo Apr.19	9,2016



GD25LQ16

	Modify Features: Add Data retention	P4	
	Modify Features: Add Allows XIP(execute in place)operation	P4	
	Delete Data Retention and Endurance	P56	
	Delete Latch Up Characteristics	P56	
	Modify Figure41. Input Test Waveform and Measurement Level	P56	
	Modify Storage Temperature: -55 to 125°C Change to -65 to 150°C	P56	
	Delete Output Short Circuit Current:200mA	P56	
	Modify Applied Input/Output Voltage:-0.5 to VCC+0.5 V Change to -0.6 to	P56	
2.8	VCC+0.4V		lon 10 2017
2.0	Modify VCC:-0.5 to (VCC+2.5)V Change to -0.6 to 2.5V	P56	Jan.19,2017
	Add Transient Input/Output Volatge (note:overshoot):-2.0 to (VCC+2.0)V	P56	
	Modify AC Characteristics:Add trst_r, trst_p, trst_e	P59	
	Modify ORDERING INFORMATION	P61	
	Add Valid Part Numbers	P62	
	Update Package WOSN8(6*5mm)	P67	
	Update Package USON8(3*4mm)	P68	
	Delete Package USON8(4*4mm,0.55 thickness)	P68	
	Modify Package WLCSP Dimensions	P71	

Important Notice

This document is the property of GigaDevice Semiconductor (Beijing) Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Products and services described herein at any time, without notice.