





TEXAS INSTRUMENTS

GD65232, GD75232 SLLS206L – MAY 2005 – REVISED AUGUST 2024

GD65232, GD75232 Multiple RS-232 Drivers and Receivers

1 Features

- Single chip with easy interface between UART and serial-port connector of IBM PC/AT and compatibles
- Meet or exceed the requirements of TIA/EIA-232-F and ITU v.28 standards
- Designed to support data rates up to 120kbits
- Pinout compatible with SN75C185 and SN75185
- ESD performance tested per JESD 22: HBM; 1500V, CDM: 500V, MM; 200V

2 Applications

- Terminals
- Modems
- Computers
- Wired networking
- · Data center and enterprise computing
- Hand-held equipment

3 Description


The GD65232 and GD75232 combine three drivers and five receivers from the Texas Instruments tradestandard SN75188 and SN75189 bipolar quadruple drivers and receivers, respectively. The pinout matches the flow-through design of the SN75C185 to decrease the part count, reduce the board space required, and allow easy interconnection of the UART and serial-port connector of an IBMTM PC/AT and compatibles. The bipolar circuits and processing of the GD65232 and GD75232 provide a rugged, lowcost solution for this function at the expense of quiescent power and external passive components relative to the SN75C185. The GD65232 and GD75232 comply with the requirements of the TIA/EIA-232-F and ITU (formerly CCITT) V.28 standards. These standards are for data interchange between a host computer and a peripheral at signaling rates up to 20kbits. The switching speeds of these devices are fast enough to support rates up to 120kbits with lower capacitive loads (shorter cables). Interoperability at the higher signaling rates cannot be expected unless the designer has design control of the cable and the interface circuits at both ends. For interoperability at signaling rates up to 120kbits, use of TIA/EIA-423-B (ITU V.10) and TIA/EIA-422-B (ITU V.11) standards is recommended.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾					
	SSOP (DB, 20)	7.2mm x 7.8mm					
GD65232	SOIC (DW, 20)	12.8mm x 10.3mm					
GD75232	PDIP (N, 20)	24.33mm x 9.4mm					
	TSSOP (PW, 20)	6.5mm x 6.4mm					

(1) For more information, see Section 10.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Logic Diagram (positive logic)



Table of Contents

1 Features 2 Applications	
3 Description	
4 Pin Configuration and Functions	3
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 Recommended Operating Conditions	4
5.3 Thermal Information	5
5.4 Supply Currents over Recommended Operating	
Free-air Temperature Range	5
5.5 Electrical Characteristics, Driver	6
5.6 Switching Characteristics, Driver	<mark>6</mark>
5.7 Electrical Characteristics, Receiver	7
5.8 Switching Characteristics, Receiver	7
5.9 Typical Characteristics Driver	<mark>8</mark>

5.10 Typical Characteristics Receiver	9
6 Parameter Measurement Information	10
7 Application and Implementation	12
7.1 Application Information	. 12
7.2 Schematic	
8 Device and Documentation Support	14
8.1 Receiving Notification of Documentation Updates	14
8.2 Support Resources	. 14
8.3 Trademarks	14
8.4 Electrostatic Discharge Caution	14
8.5 Glossary	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	14



4 Pin Configuration and Functions




Figure 4-1. DB, DW, N, OR PW Package (Top View)

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		DESCRIPTION
V _{DD}	1	-	Positive RS232 Power Supply
RA1	2	I	RS232 Input
RA2	3	I	RS232 Input
RA3	4	I	RS232 Input
DY1	5	0	RS232 Output
DY2	6	0	RS232 Output
RA4	7	I	RS232 Input
DY3	8	0	RS232 Output
RA5	9	I	RS232 Input
V _{SS}	10	-	Negative RS232 Power Supply
GND	11	-	Ground
RY5	12	0	TTL Output
DA3	13	I	TTL Input
RY4	14	0	TTL Output
DA2	15	I	TTL Input
DA1	16	I	TTL Input
RY3	17	0	TTL Output
RY2	18	0	TTL Output
RY1	19	0	TTL Output
V _{CC}	20	-	Device Power Supply for TTL

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V _{CC}			10	V
V _{DD}	Supply voltage (see ⁽²⁾)		15	V
V _{SS}			-15	V
Input voltage range, Driver	-15	7	V	
V	Input voltage range, Receiver	-30	30	V
Vo	Driver output voltage range	-15	15	V
I _{OL}	Receiver low-level output current		20	mA
TJ	Operating virtual junction temperature		150	°C
T _{stg}	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to the network ground terminal

5.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
VDD	Supply voltage (see ⁽¹⁾)		7.5	9	15	V
VSS	Supply voltage (see ⁽¹⁾)		-7.5	-9	-15	V
V _{CC}	Supply voltage (see ⁽¹⁾)		4.5	5	5.5	V
V _{IH}	High-level input voltage (driver only)		1.9			V
V _{IL}	Low-level input voltage (driver only)				0.8	V
1	High lovel output ourrent	Driver			-6	- mA
I _{ОН}	High-level output current	Receiver			-0.5	
		Driver			6	
I _{OL}	Low-level output current	Receiver			16	- mA
-	Operating free air temperature	GD65232	-40		85	- °C
IA	Operating free-air temperature	GD75232	0		70	

(1) When powering up the GD65232 and GD75232, the following sequence should be used:

• V_{SS}, V_{DD}, V_{CC}, I/Os

Applying V_{CC} before V_{DD} may allow large currents to flow, causing damage to the device. When powering down the GD65232 and GD75232, the reverse sequence should be used



5.3 Thermal Information

		DB (SSOP)	DW (SOIC)	N (PDIP)	PW (TSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	92.0	73.0	59.8	97.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	54.3	40.2	39.1	41.3	°C/W
R _{0JB}	Junction-to-board thermal resistance	57.0	45.7	36.1	59.2	°C/W
TLΨ	Junction-to-top characterization parameter	14.7	12.8	18.3	4.1	°C/W
Ψјв	Junction-to-board characterization parameter	56.3	45.0	35.7	58.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

5.4 Supply Currents over Recommended Operating Free-air Temperature Range

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS				MIN	MAX	UNIT
				V _{DD} = 9V	$V_{SS} = -9V$		15	
		All inputs at 1.9V	No load	V _{DD} = 12V	V _{SS} = −12V		19	
	Supply ourrant from V			V _{DD} = 15V	V _{SS} = −15V		25	mA
I _{DD}	Supply current from V _{DD}			V _{DD} = 9V	V _{SS} = -9V		4.5	
		All inputs at 0.8V	No load	V _{DD} = 12V	V _{SS} = −12V		5.5	
				V _{DD} = 15V	V _{SS} = −15V		9	
			No load	V _{DD} = 9V	V _{SS} = -9V		-15	
		All inputs at 1.9V		V _{DD} = 12V	V _{SS} = −12V		-19	
	Supply surrant from V			V _{DD} = 15V	V _{SS} = −15V		-25	
I _{SS}	Supply current from V _{SS}			V _{DD} = 9V	V _{SS} = -9V		-3.2	mA
		All inputs at 0.8V	No load	V _{DD} = 12V	V _{SS} = −12V		-3.2	
				V _{DD} = 15V	V _{SS} = −15V		-3.2	
	Supply surrent from V	All inputs at E		- 5)/	GD65232		38	
I _{CC}	Supply current from V _{CC}	All inputs at 5V	No load, V _C	C = 2V	GD75232		30	mA



5.5 Electrical Characteristics, Driver

over operating free-air temperature range V_{DD} = 9V, V_{SS} = -9V, V_{CC} = 5V (unless otherwise noted)

	PARAMETER	TE	ST CONDITIO	ONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	V _{IL} = 0.8V,	$R_L = 3k\Omega$,	See Figure 6-1	6	7.5		V
V _{OL}	Low-level output voltage (see ⁽¹⁾)	V _{IH} = 1.9V,	$R_L = 3k\Omega$,	See Figure 6-1		-7.5	-6	V
I _{IH}	High-level input current	V ₁ = 5V,	See Figure 6-2				10	μA
IIL	Low-level input current	V ₁ = 0,	See Figure 6-2				-1.6	mA
I _{OS(H)}	High-level short-circuit output current (see ⁽²⁾)	V _{IL} = 0.8V,	V _O = 0,	See Figure 1	-4.5	-12	-19.5	mA
I _{OS(L)}	Low-level short-circuit output current	V _{IH} = 2V,	V _O = 0,	See Figure 6-1	4.5	12	19.5	mA
r _o	Output resistance (see ⁽³⁾)	$V_{CC} = V_{DD} =$	V _{SS} = 0,	$V_0 = -2V$ to $2V$	300			Ω

(1) The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only (that is, if -10V is maximum, the typical value is a more negative voltage).

(2) Output short-circuit conditions must maintain the total power dissipation below absolute maximum ratings,

(3) Test conditions are those specified by TIA/EIA-232-F and as listed above

5.6 Switching Characteristics, Driver

over operating free-air temperature range V_{CC} = 5V, V_{DD} = 12V, V_{SS} = -12V, T_A = 25°C (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	$R_L = 3k\Omega$ to 7kΩ,	C _L = 15pF,	SeeFigure 6-3		315	500	ns
t _{PHL}	Propagation delay time, high- to low-level output	$R_L = 3k\Omega$ to 7kΩ,	C _L = 15pF,	See Figure 6-3		75	175	ns
t	Transition time, low- to		C _L = 15pF,	See Figure 6-3		60	100	ns
t _{TLH}	high-level output		C = 2500 pF,	See Figure 6-3 and ⁽¹⁾		1.7	2.5	μs
	Transition time, high- to	$R_L = 3k\Omega$ to	C _L = 15pF,	See Figure 6-3		40	75	ns
t _{THL}	low-level output	7kΩ	C _L = 2500pF,	See Figure 6-3 and ⁽¹⁾		1.5	2.5	μs

(1) Measured between ±3V and ±3V points of the output waveform (TIA/EIA-232-F conditions); all unused inputs are tied either high or low.



5.7 Electrical Characteristics, Receiver

over operating free-ai	temperature range	(unless otherwise noted)
	ternperater e rainge	(

	PARAMETER	TEST CONDITIONS			MIN	TYP ⁽¹⁾	MAX	UNIT
V	Positive-going input	T _A = 25°C, See Figu	re 6-5		1.75	1.9	2.3	v
V _{IT+}	threshold voltage	$T_A = 0^{\circ}C$ to 70°C, Se	e Figure 6-5		1.55		2.3	
V _{IT-}	Negative-going input threshold voltage				0.75	0.97	1.25	V
V _{hys}	Input hysteresis voltage (VIT+ - VIT-)				0.5			V
	High-level output	L = 0.5mA	V _{IH} = 0.75	V	2.6	4	5	v
V _{OH}	voltage	I _{OH} = −0.5mA	Inputs ope	Inputs open				V
V _{OL}	Low-level output voltage	I _{OL} = 10mA, V _I = 3V				0.2	0.45	V
		V ₁ = 25V, See Figure 6-5		GD65232	3.6		11	
I _{IH}	High-level input current			GD75232	3.6		8.3	mA
		V _I = 3V, See Figure 6-5		0.43			1	
			-	GD65232	-3.6		-11	
I _{IL}	Low-level input current	$V_1 = -25V$, Figure 6-5		GD75232	-3.6		-8.3	mA
		V _I = -3V, See Figure 6-5		-0.43			1	
I _{OS}	Short-circuit output current	See Figure 6-4				-3.4	-12	mA

(1) All typical values are at T_A = 25°C, V_{CC} = 5 V, V_{DD} = 9 V, and V_{SS} = –9 V.


5.8 Switching Characteristics, Receiver

over operating free-air temperature range V_{CC} = 5V, V_{DD} = 12V, V_{SS} = -12V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output			107	250	ns
t _{PHL}	Propagation delay time, high- to low-level output	C _L = 50pF, RL = 5kΩ, See		42	150	ns
t _{TLH}	Transition time, low- to high- level output	Figure 6-6		175	350	ns
t _{THL}	Transition time, high- to low- level output			16	60	ns
t _{PLH}	Propagation delay time, low- to high-level output			100	160	ns
t _{PHL}	Propagation delay time, high- to low-level output	C _L = 15pF, RL = 1.5kΩ, See		60	100	ns
t _{TLH}	Transition time, low- to high- level output	Figure 6-6		90	175	ns
t _{THL}	Transition time, high- to low- level output			15	50	ns




5.9 Typical Characteristics Driver







5.10 Typical Characteristics Receiver







6 Parameter Measurement Information
















Figure 6-3. Driver Test Circuit and Voltage Waveforms









Figure 6-5. Receiver Test Circuit for $V_{\text{IT}},\,V_{\text{OH}},\,\text{and}\,\,V_{\text{OL}}$






Figure 6-6. Receiver Propagation and Transition Times



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

Diodes placed in series with the VDD and VSS leads protect the GD65232 and GD75232 in the fault condition in which the device outputs are shorted to $\pm 15V$ and the power supplies are at low and provide low-impedance paths to ground, see Figure 7-1.




Figure 7-1. Power-Supply Protection to Meet Power-Off Fault Conditions of TIA/EIA-232-F





Figure 7-2. Typical Connection



7.2 Schematic



Resistor values shown are nominal.

Figure 7-3. Schematic (each driver)




Figure 7-4. Schematic (each receiver)



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision K (August 2012) to Revision L (August 2024)	Page
•	Changed the numbering format for tables, figures, and cross-references throughout the document	1
•	Added the Thermal Information table	<mark>5</mark>

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
GD65232DW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GD65232
GD65232DW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GD65232
GD65232DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GD65232
GD65232DWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GD65232
GD65232PWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GD65232
GD65232PWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GD65232
GD75232DBR	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232DBR.A	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232DW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232DW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232DWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232DWRG4	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232N	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	GD75232N
GD75232N.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	GD75232N
GD75232PWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232PWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232PWRG4	Obsolete	Production	TSSOP (PW) 20	-	-	Call TI	Call TI	0 to 70	GD75232

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM

23-May-2025

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
GD65232DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
GD65232PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
GD65232PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
GD75232DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
GD75232DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
GD75232DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
GD75232PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
GD75232PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

23-May-2025



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
GD65232DWR	SOIC	DW	20	2000	367.0	367.0	45.0
GD65232PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
GD65232PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
GD75232DBR	SSOP	DB	20	2000	356.0	356.0	35.0
GD75232DBR	SSOP	DB	20	2000	353.0	353.0	32.0
GD75232DWR	SOIC	DW	20	2000	367.0	367.0	45.0
GD75232PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
GD75232PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

23-May-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
GD65232DW	DW	SOIC	20	25	507	12.83	5080	6.6
GD65232DW.A	DW	SOIC	20	25	507	12.83	5080	6.6
GD75232DW	DW	SOIC	20	25	507	12.83	5080	6.6
GD75232DW	DW	SOIC	20	25	506.98	12.7	4826	6.6
GD75232DW.A	DW	SOIC	20	25	506.98	12.7	4826	6.6
GD75232DW.A	DW	SOIC	20	25	507	12.83	5080	6.6
GD75232N	N	PDIP	20	20	506	13.97	11230	4.32
GD75232N.A	N	PDIP	20	20	506	13.97	11230	4.32

PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated