


# GD54/74HC164, GD54/74HCT164

## 8 BIT SERIAL-IN/PARALLEL-OUT SHIFT REGISTER

### General Description

These devices are identical in pinout to the 54/74LS164. This circuit is an 8-bit, serial-input to parallel-output shift-register. Two serial data inputs are provided so that one input may be used as a data enable. Data at the serial inputs may be changed while the clock, is high or low, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-bit register at the rising edge of the clock pulse, where each register is a D-type master/slave flip-flop. An asynchronous clear is provided, which is activated when a low level is present at its input. Clear is independent of the clock and accomplished by a low level at the clear input. These devices are characterized for operation over wide temperature ranges to meet industry and military specifications.



### Features

- Low Power consumption characteristic of CMOS devices
- Output drive capability: 10 LS TTL Loads Min.
- Operating speed superior to LS TTL
- Wide operating voltage range: for HC 2 to 6 volts for HCT 4.5 to 5.5 volts
- Low input current: 1µA Max.
- Low quiescent current: 80µA Max. (74HC)
- High noise immunity characteristic of CMOS
- Diode protection on all inputs

### Function Table

OPERATING MODES	INPUTS				OUTPUTS	
	CLR	CLK	A	B	Q <sub>0</sub>	Q <sub>1</sub> —Q <sub>7</sub>
reset (clear)	L	X	X	X	L	L—L
shift	H	↑	l	l	L	q <sub>0</sub> —q <sub>6</sub>
	H	↑	l	h	l	q <sub>0</sub> —q <sub>0</sub>
	H	↑	h	l	L	q <sub>0</sub> —q <sub>6</sub>
	H	↑	h	h	H	q <sub>0</sub> —q <sub>0</sub>

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition  
 l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition  
 q = lower case letters indicate the state of the referenced input one set-up time prior to the LOW-to-HIGH clock transition

### Logic Diagram




Fig. 1 Logic diagram

**Absolute Maximum Ratings**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{CC}$	DC Supply voltage		-0.5	+7	V
$I_{IK}, I_{OK}$	DC input or output diode current	for $V_i < -0.5$ or $V_i > V_{CC} + 0.5V$		[20]	mA
$I_O$	DC output source or sink current	for $-0.5V < V_o < V_{CC} + 0.5V$		[25]	mA
$I_{CC}$	DC $V_{CC}$ or GND current			[50]	mA
$T_{stg}$	Storage temperature range		-65	150	°C
$P_D$	Power dissipation per package	above +70°C: derate linearly with 8mW/K		500	mW
$T_L$	Lead temperature	At distance 1/16 ± 1/32 in. from case for 60 sec(CERAMIC) 10 sec(PLASTIC)		300 260	°C

**Recommended Operating Conditions**

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range $V_{CC}$ : GD54/74HC Types GD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage $V_i, V_o$	0	$V_{CC}$	V
Operating Temperature $T_A$ : GD74 Types GD54 Types	-40 -55	+85 +125	°C
Input Rise and Fall times $t_r, t_f$ : GD54/74HC Types at 2V at 4.5V at 6V GD54/74HCT Types at 4.5 V		1000 500 400 500	ns

**Typical Clear, Shift, and Clear Sequences**




Fig. 2 Typical clear, shift, and clear sequences

DC Electrical Characteristics for HC

SYMBOL	PARAMETER	TEST CONDITION	V <sub>CC</sub> (V)	T <sub>A</sub> =25°C			GD74HC164		GD54HC164		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		
V <sub>IH</sub>	HIGH level input Voltage		2.0	1.5			1.5		1.5		V	
			4.5	3.15		3.15		3.15				
			6.0	4.2		4.2		4.2				
V <sub>IL</sub>	LOW level input voltage		2.0			0.3		0.3		0.3	V	
			4.5			0.9		0.9				
			6.0			1.2		1.2				
V <sub>OH</sub>	HIGH level output voltage	V <sub>IN</sub> =V <sub>IH</sub>	I <sub>OH</sub> = -20μA	2.0	1.9	2.0		1.9		1.9	V	
				4.5	4.4	4.5		4.4		4.4		
				6.0	5.9	6.0		5.9		5.9		
		or V <sub>IL</sub>	I <sub>OH</sub> = -4mA	4.5	3.98	4.3		3.84		3.7		
				6.0	5.48	5.2		5.34		5.2		
				I <sub>OH</sub> = -5.2mA	4.5							
V <sub>OL</sub>	LOW level output voltage	V <sub>IN</sub> =V <sub>IH</sub>	I <sub>OL</sub> =20μA	2.0			0.1		0.1		V	
				4.5			0.1		0.1			
				6.0			0.1		0.1			
		or V <sub>IL</sub>	I <sub>OL</sub> =4mA	4.5		0.17	0.26		0.33			0.4
				6.0		0.15	0.26		0.33			0.4
				I <sub>OL</sub> =5.2mA	4.5							
I <sub>IN</sub>	Input leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0			0.1		1.0		1.0	μA	
I <sub>CC</sub>	Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>out</sub> =0μA	6.0			8		80		160	μA	

DC Electrical Characteristics for HCT

SYMBOL	PARAMETER	TEST CONDITION	V <sub>CC</sub> (V)	T <sub>A</sub> =25°C			GD74HCT164		GD54HCT164		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		
V <sub>IH</sub>	HIGH level input Voltage		4.5 to 5.5	2.0			2.0		2.0		V	
V <sub>IL</sub>	LOW level input voltage		4.5 to 5.5			0.8		0.8		0.8	V	
V <sub>OH</sub>	HIGH level output voltage	V <sub>IN</sub> =V <sub>IH</sub>	I <sub>OH</sub> = -20μA	4.5	4.4	4.5		4.4		4.4	V	
				4.5	3.98	4.3		3.84		3.7		
				4.5								
		or V <sub>IL</sub>	I <sub>OH</sub> = -4mA	4.5								
				4.5								
				I <sub>OH</sub> = -5.2mA	4.5							
V <sub>OL</sub>	LOW level output voltage	V <sub>IN</sub> =V <sub>IH</sub>	I <sub>OL</sub> =20μA	4.5			0.1		0.1		V	
				4.5								
				4.5								
		or V <sub>IL</sub>	I <sub>OL</sub> =4mA	4.5		0.17	0.26		0.33			0.4
				4.5								
				I <sub>OL</sub> =5.2mA	4.5							
I <sub>IN</sub>	Input leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5			0.1		1.0		1.0	μA	
I <sub>CC</sub>	Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>out</sub> =0μA	5.5			8		80		160	μA	

**Timing Requirements for HC:**  $t_r=t_f=6\text{ns}$   $C_L=50\text{ pF}$ 

SYMBOL	PARAMETER		V <sub>CC</sub> (V)	T <sub>A</sub> =25°C			GD74HC164		GD54HC164		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>w</sub>	Pulse width	$\overline{\text{CLR}}$ low	2.0	60			75		90		ns
			4.5	12			15		18		
			6.0	10			13		15		
		CLK high or low	2.0	80			100		120		ns
			4.5	16			20		24		
			6.0	14			17		20		
t <sub>su</sub>	Setup time	A,B to CLK	2.0	60			75		90		ns
			4.5	12			15		18		
			6.0	10			13		15		
t <sub>rec</sub>	Recovery time	$\overline{\text{CLR}}$ to CLK	2.0	60			75		90		ns
			4.5	12			15		18		
			6.0	10			13		15		
t <sub>h</sub>	Hold time	A,B to CLK	2.0	5			5		5		ns
			4.5	5			5		5		
			6.0	5			5		5		

**AC Characteristics for HC:**  $t_r=t_f=6\text{ns}$   $C_L=50\text{ pF}$ 

SYMBOL	PARAMETER		V <sub>CC</sub>	T <sub>A</sub> =25°C			GD54HC164		GD74HC164		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
f <sub>max</sub>	Maximum Clock Pulse Frequency		2.0	6	10		5		42		MHz
			4.5	31	54		25		21		
			6.0	36	62		28		25		
t <sub>PLH</sub> / t <sub>PHL</sub>	Propagation Delay Time $\overline{\text{CLR}}$ to Q <sub>n</sub>		2.0		39	140		215		210	ns
			4.5		14	28		43		42	
			6.0		11	24		37		36	
t <sub>PLH</sub> / t <sub>PHL</sub>	Propagation Delay Time CLK to Q <sub>n</sub>		2.0		41	170		175		110	ns
			4.5		15	34		35		22	
			6.0		12	29		30		19	
t <sub>TLH</sub> / t <sub>THL</sub>	Output Transition Time		2.0		19	75		95		100	ns
			4.5		7	15		19		22	
			6.0		6	13		16		18	




## Timing Requirements for HCT : $t_r=t_f=6\text{ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER		$V_{CC}$ (V)	$T_A=25^\circ\text{C}$			GD74HCT164		GD54HCT164		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_w$	Pulse width	$\overline{\text{CLR}}$ low	4.5	18			23		27		ns
		CLK high or low	4.5	18			23		27		ns
$t_{su}$	Setup time	A,B to CLK	4.5	16			20		24		ns
$t_{rec}$	Recovery time	$\overline{\text{CLR}}$ to CLK	4.5	16			20		24		ns
$t_h$	Hold time	A,B to CLK	4.5	5			5		5		ns

## AC Characteristics for HCT : $t_r=t_f=6\text{ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER		$V_{CC}$ (V)	$T_A=25^\circ\text{C}$			GD74HCT164		GD54HCT164		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
$f_{max}$	Maximum Clock Pulse Frequency		4.5	27	55		22		18		MHz
$t_{PLH}$ / $t_{PHL}$	Propagation Delay Time $\overline{\text{CLR}}$ to $Q_n$		4.5		19	38		48		57	ns
$t_{PLH}$ / $t_{PHL}$	Propagation Delay Time CLK to $Q_n$		4.5		17	36		45		54	ns
$t_{TLH}$ / $t_{THL}$	Output Transition Time		4.5		7	15		19		22	ns

AC Waveforms



Note to AC waveforms

(1) HC :  $V_M=50\%$ ;  $V_I=GND$  to  $V_{CC}$ .  
 HCT :  $V_M=1.3V$ ;  $V_I=GND$  to  $3V$ .