



Genesys Logic, Inc.

GL827L

**USB 2.0 Single Slot SD/MMC/MS
Card Reader Controller**

Datasheet

**Revision 1.04
Nov. 5, 2009**



Copyright:

Copyright © 2009 Genesys Logic, Inc. All rights reserved. No part of the materials shall be reproduced in any form or by any means without prior written consent of Genesys Logic, Inc.

Ownership and Title

Genesys Logic, Inc. owns and retains of its right, title and interest in and to all materials provided herein. Genesys Logic, Inc. reserves all rights, including, but not limited to, all patent rights, trademarks, copyrights and any other propriety rights. No license is granted hereunder.

Disclaimer

All Materials are provided “as is”. Genesys Logic, Inc. makes no warranties, express, implied or otherwise, regarding their accuracy, merchantability, fitness for any particular purpose, and non-infringement of intellectual property. In no event shall Genesys Logic, Inc. be liable for any damages, including, without limitation, any direct, indirect, consequential, or incidental damages. The materials may contain errors or omissions. Genesys Logic, Inc. may make changes to the materials or to the products described herein at anytime without notice.

Revision History

Revision	Date	Description
1.00	11/06/2007	First formal release
1.01	12/14/2007	Add QFN 24 package, p.9, p.18 Update absolute maximum rating and DC characteristics, p.14
1.02	07/11/2008	Remove Ambient Temperature in Table 6.1, p.14 Update QFN 24 package, p.18, p.19
1.03	10/17/2008	Add QFN 24 package (B), p.10, p.11
1.04	11/05/2009	Add “Compatible with SDXC...”, p.7

Table of Contents

CHAPTER 1	GENERAL DESCRIPTION.....	6
CHAPTER 2	FEATURES.....	7
CHAPTER 3	PIN ASSIGNMENT.....	8
3.1	Pinout.....	8
3.2	Pin Descriptions.....	11
CHAPTER 4	BLOCK DIAGRAM.....	13
CHAPTER 5	FUNCTION DESCRIPTION	14
5.1	UTM.....	14
5.2	SIE.....	14
5.3	EPFIFO	14
5.4	MHE.....	14
CHAPTER 6	ELECTRICAL CHARACTERISTICS.....	15
6.1	Absolute Maximum Ratings	15
6.2	Operating Conditions.....	15
6.3	DC Characteristics	15
6.4	5V to 3.3V Regulator Characteristics.....	16
6.5	PMOS Characteristics.....	16
6.6	AC Characteristics	17
6.6.1	UTMI Transceiver	17
6.6.2	Reset Timing.....	17
CHAPTER 7	PACKAGE DIMENSION.....	18
CHAPTER 8	ORDERING INFORMATION.....	21

List of Figures

Figure 3.1 - 28 Pin SSOP Pinout Diagram	8
Figure 3.2 - (A) 24 Pin QFN Pinout Diagram	9
Figure 3.3 - (B) 24 Pin QFN Pinout Diagram	10
Figure 4.1 - Block Diagram	13
Figure 6.1 - 5V to 3.3V Regulator Architecture	16
Figure 6.2 - Embedded PMOS Switch Architecture	16
Figure 6.3 - Timing Diagram of Reset Width	17
Figure 6.4 - Timing Diagram of Power Good to USB Command Receive Ready	17
Figure 7.1 - GL827L 28 Pin SSOP Package	18
Figure 7.2 - GL827L 24 Pin QFN Package (For 827L-01 and 827L-02 version only)	19
Figure 7.3 - GL827L 24 Pin QFN Package (For 827L-03 and later version)	20

List of Tables

Table 3.3 - Pin Descriptions	11
Table 6.1 - Absolute Maximum Ratings	15
Table 6.2 - Operating Conditions	15
Table 6.3 - DC Characteristics	15
Table 6.4 - Regulator Output Current	16
Table 6.5 - PMOS I-V table	16
Table 8.1 - Ordering Information	21

CHAPTER 1 GENERAL DESCRIPTION

The GL827L is USB 2.0 SD/MMC/MS Flash Card Reader single chip. It supports USB 2.0 high-speed transmission to Secure DigitalTM (SD), SDHC, SDXC, miniSDTM, microSDTM, T-Flash, MultiMediaCardTM (MMC), RS MultiMediaCardTM (RS MMC), MMCmicro, HS-MMC, MMC-mobile, Memory StickTM (MS), Memory Stick DuoTM (MS Duo), High Speed Memory StickTM (HS MS), Memory Stick PROTM (MS PRO), Memory Stick PROTM Duo (MS PRO Duo), Memory Stick PRO-HG (MS PRO-HG), Memory Stick ROM, MS PRO Micro (M2) on one chip. As a single chip solution for USB 2.0 flash card reader, the GL827L complies with Universal Serial Bus specification rev. 2.0, USB Storage Class specification ver.1.0, and each flash card interface specification.

The GL827L integrates a high speed 8051 microprocessor and a high efficiency hardware engine for the best data transfer performance between USB and flash card interfaces. Its' pin assignment design fits to card sockets to provide easier PCB layout.

The GL827L is packaged with 28 pin SSOP (150mil) and 24 pin QFN for up to 1 LUN (SD/MMC, MS).

CHAPTER 2 FEATURES

- USB specification compliance
 - Comply with 480Mbps Universal Serial Bus specification rev. 2.0.
 - Comply with USB Storage Class specification rev. 1.0.
 - Support 1 device address and up to 4 endpoints: Control (0)/ Bulk Read (1)/ Bulk Write (2)/Interrupt (3).
- Integrated USB building blocks
 - USB2.0 transceiver macro (UTM), Serial Interface Engine (SIE), Build-in power-on reset (POR) and low-voltage detector (LVD)
- Embedded 8051 micro-controller
 - Operate @ 60 MHz clock, 12 clocks per instruction cycle
 - Embedded 32K Byte mask ROM and internal 256 byte SRAM
 - Embedded 2K Byte external SRAM
- Secure DigitalTM and MultiMediaCardTM
 - Supports SD specification v1.0 / v1.1 / v2.0/ SDHC (Up to 32GB)
 - Compatible with SDXC (Up to 2TB)
 - Supports MMC specification v3.X / v4.0 / v4.1 / v4.2.
 - x1 / x4 / x8 data transmission. (For QFN24 up to x4)
 - Automatic CRC7 generation for command and CRC7 verification for response on CMD
 - Support automatic CRC16 generation and verification on DAT0:7
 - In addition to full packet transaction, optional single byte / bit operation on both CMD and DAT line / lines
 - Process data in block or byte
- Memory StickTM/ Memory Stick PROTM / Memory Stick PRO DuoTM / Memory Stick PRO-HG/ Memory Stick Micro
 - Comply with Memory Stick specification: MS 1.43, MS PRO 1.02, MS PRO-HG 1.01 with 4-bit data bus
 - Support INS signal
 - Support automatic CRC16 generation and verification
- On board 12 MHz Crystal driver circuit or 12 MHz Clock input.
- On-Chip 5V to 3.3V regulator. No external regulator required.
- On-Chip power MOSFETs for supplying flash media card power.
- Available in 28 pin SSOP (150mil) package.
- Available in 24 pin QFN package.

CHAPTER 3 PIN ASSIGNMENT

3.1 Pinout




Figure 3.1 - 28 Pin SSOP Pinout Diagram




Figure 3.2 - (A) 24 Pin QFN Pinout Diagram
(No EEPROM, with Power and Access LED support)




Figure 3.3 - (B) 24 Pin QFN Pinout Diagram
(No Power LED, with EEPROM and Access LED support)

3.2 Pin Descriptions

Table 3.3 - Pin Descriptions

Pin name	SSOP28	QFN 24 (A)	QFN 24 (B)	Type	Description
GND	6	3	3	P	ground
AVDD	7	4	4	P	Analog power 3.3v
DM	9	6	6	A	USB D-
DP	8	5	5	A	USB D+
RREF	10	7	7	A	Reference resistor
X1	4	1	1	I	12MHz XTAL input. It can be connected to external 12MHz clock input.
X2	5	2	2	B	12MHz output.
DVDD	3,,11	24,,8	24,,8	P	Digital power 3.3V
VP5	12	9	9	P	Regulator 5V Input
PMOSO	2	23	23	P	Card power
EXTRSTZ	13	10	10	I, pu	System reset, active low
MS_INS	26	19	19	I, pu	Memory Stick insertion detect 0: card insert 1: no card
SD_CDZ	15	12	12	I, pu	SD Card detect 0: card insert 1: no card
D0~D3	17,16,25, 24	14,13,18, 17	14,13,18, 17	B	MS data 0~3 SD data 0~3 MMC data 0~3
D4~D7	23,21, 19,18	-	-	B	MMC Data4~7 (Only for SSOP28)
SD_CLK /MS_SCLK	20	15	15	O	SD/MMC CLK/ MemoryStick SCLK
SD_WP	14	11	11	I, pd	SD Write Protect 0: write enable 1: write protect
SD_CMD/ MS_BS	22	16	16	I, pd	SD/MMC CMD/ Memory Stick BS
GPIO0	28	21	20	B	Access LED
GPIO1	1	22	21	B	SSOP28/ QFN24(A) GPIO1: NC QFN24(B) GPIO1: I2C_SCL
GPIO3	27	20		B	Power LED
GPIO2			22	B	I2C_SDA

Notation:

Type	A	Analog
	B	Bi-directional
	I	Input
	O	Output
	P	Power / Ground
	pd	Internal pull down
	pu	Internal pull up

CHAPTER 4 BLOCK DIAGRAM




Figure 4.1 - Block Diagram

CHAPTER 5 FUNCTION DESCRIPTION

5.1 UTM

The USB 2.0 Transceiver Macrocell is the analog circuitry that handles the low level USB protocol and signaling, and shifts the clock domain of the data from the USB 2.0 rate to one that is compatible with the general logic.

5.2 SIE

The Serial Interface Engine, which contains the USB PID and address recognition logic, and other sequencing and state machine logic to handle USB packets and transactions.

5.3 EPFIFO

Endpoint FIFO includes Control FIFO (FIFO0), interrupt FIFO (FIFO3), Bulk In/Out FIFO (BULKFIFO)

- **Control FIFO** FIFO of control endpoint 0.
It is 64-byte FIFO, and it is used for endpoint 0 data transfer.
- **Interrupt FIFO** 64-byte depth FIFO of endpoint 3 for status interrupt
- **Bulk In/Out FIFO** It can be in the TX mode or RX mode:
 - 1. It contains ping-pong FIFO (512 bytes each bank) for transmit/receive data continuously.
 - 2. It can be directly accessed by Uc
 - 3. Automatic hardware SmartMedia ECC error correction support

5.4 MHE

It contains 2 MIFs (Media Interface)

- **MIFs**
 - 1. SD / MMC
 - 2. MemoryStick/ MemoryStick PRO
- **External reset circuit**
Non-inverting, Schmitt input with weak pull-up using DVDD power.

CHAPTER 6 ELECTRICAL CHARACTERISTICS

6.1 Absolute Maximum Ratings

Table 6.1 - Absolute Maximum Ratings

Parameter	Value
Storage Temperature	-65°C to +150 °C
DC Input Voltage to Any Pin	-0.5V to +5.8V

6.2 Operating Conditions

Table 6.2 - Operating Conditions

Parameter	Value
Ta (Ambient Temperature Under Bias)	0°C to 70°C
Supply Voltage	+4.75V to +5.25V
Ground Voltage	0V
F _{OSC} (Oscillator or Crystal Frequency)	12 MHz ± 0.05% 12 MHz ± 0.25% (for USB full-speed only)

6.3 DC Characteristics

Table 6.3 - DC Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage		4.75	-	5.25	V
V _{IH}	Input High Voltage		2.0	-	-	V
V _{IL}	Input Low Voltage		-	-	0.8	V
I _I	Input Leakage current	0 < V _{IN} < 3.3v	-10	-	10	μA
V _{OH}	Output High Voltage		2.4	-	-	V
V _{OL}	Output Low Voltage		-	-	0.4	V
I _{OH}	Output Current High		-	8	-	mA
I _{OL}	Output Current Low			8	-	mA
C _{IN}	Input Pin Capacitance		-	5	-	pF
I _{SUSP}	Suspend current	1.5K external pull-up included	-	-	450	μA
I _{CC}	Power consumption	Connect to USB with 8051 operating without Card power consumption	-	-	60	mA

6.4 5V to 3.3V Regulator Characteristics

Table 6.4 - Regulator Output Current

Parameters	Description	Test Conditions	Typ.	Units
I_q	Quiescent current	no loading	18	uA
I_{o_max}	Output driving capability	V _o > 2.9V	400	mA
V_{o_0mA}	V _o voltage without loading		3.38	V




Figure 6.1 - 5V to 3.3V Regulator Architecture

6.5 PMOS Characteristics

Table 6.5 - PMOS I-V table

(IO Power=3.3V, Temperature 25 °C)

Driving Loading (mA)	V _d output voltage(V)
100mA	3.12
200mA	2.94

Note:

1. Driving strength is defined as the PMOS sinking current when V_{io}=3.3V




Figure 6.2 - Embedded PMOS Switch Architecture

6.6 AC Characteristics

6.6.1 UTMI Transceiver

The GL827L is fully compatible with Universal Serial Bus specification rev. 2.0 and USB 2.0 Transceiver Macerell Interface (UTMI) specification rev. 1.01. Please refer to the specification for more information.

6.6.2 Reset Timing



Figure 6.3 - Timing Diagram of Reset Width





Figure 6.4 - Timing Diagram of Power Good to USB Command Receive Ready

Parameter	Description	Min	Unit
Trst	Chip reset sense timing width	2	us
T1	External reset valid from power up to high	500	us
T2	Reset deassertion to respond USB command ready	72	ms

CHAPTER 7 PACKAGE DIMENSION



SYMBOL	DIMENSION MM (MIL)		
	MIN.	NOM.	MAX.
A	0.70 (28)	0.75 (30)	0.80 (32)
A1	0.00 (0)	0.02 (0.8)	0.05 (2)
A3	0.20 (8) REF		
b	0.18 (7)	0.25 (10)	0.30 (12)
D	3.90 (154)	4.00 (158)	4.10 (161)
E	3.90 (154)	4.00 (158)	4.10 (161)
D2	1.90 (75)	2.00 (79)	2.10 (83)
E2	1.90 (75)	2.00 (79)	2.10 (83)
e	0.50 (20) BSC		
L	0.30 (12)	0.40 (16)	0.50 (20)
y	0.08 (3)		

NOTE: 1. REFER TO JEDEC MO-220
2. ALL DIMENSIONS IN MILLIMETERS.




Figure 7.2 - GL827L 24 Pin QFN Package (For 827L-01 and 827L-02 version only)

SYMBOL	DIMENSION MM (MIL)		
	MIN.	NOM.	MAX.
A	0.70 (28)	0.75 (30)	0.80 (32)
A1	0.00 (0)	0.02 (0.8)	0.05 (2)
A3	0.20 (8) REF		
b	0.18 (7)	0.25 (10)	0.30 (12)
D	3.90 (154)	4.00 (158)	4.10 (161)
E	3.90 (154)	4.00 (158)	4.10 (161)
D2	1.90 (75)	2.00 (79)	2.10 (83)
E2	1.90 (75)	2.00 (79)	2.10 (83)
e	0.50 (20) BSC		
L	0.30 (12)	0.40 (16)	0.50 (20)
y	0.08 (3)		

NOTE: 1. REFER TO JEDEC MO-220
2. ALL DIMENSIONS IN MILLIMETERS.




Figure 7.3 - GL827L 24 Pin QFN Package (For 827L-03 and later version)

CHAPTER 8 ORDERING INFORMATION

Table 8.1 - Ordering Information

Part Number	Package	Normal/Green	Version	Status
GL827L-HHGXX	SSOP 28	Green Package	XX	Available
GL827L-OGG*XX	QFN 24	Green Package	XX	Available

*The marking of "OGG" will not be shown on the IC due to QFN 24 package size limitation.