

GL865 Hardware User Guide

1w0300910 Rev.8 – 2015-05-25



APPLICABILITY TABLE

PRODUCT
GL865 QUAD
GL865 DUAL



Contents

1. INTRODUCTION.....	7
1.1. SCOPE	7
1.2. AUDIENCE.....	7
1.3. CONTACT INFORMATION, SUPPORT.....	7
1.4. DOCUMENT ORGANIZATION	8
1.5. TEXT CONVENTIONS	9
1.6. RELATED DOCUMENTS	9
2. OVERVIEW	10
3. GL865 MECHANICAL DIMENSIONS	11
4. GL865 MODULE CONNECTIONS	12
4.1. PIN-OUT.....	12
4.2.....	14
4.3. PIN LAYOUT.....	15
5. HARDWARE COMMANDS	16
5.1. AUTO-TURNING ON THE GL865.....	16
5.2. TURNING OFF THE GL865.....	18
5.3. RESETTING THE GL865.....	20
5.3.1. <i>Hardware Unconditional restart</i>	20
6. POWER SUPPLY	22
6.1. POWER SUPPLY REQUIREMENTS	22
6.2. POWER CONSUMPTION.....	23
6.2.1. <i>Power consumption Plots</i>	24
6.3. GENERAL DESIGN RULES	28
6.3.1. <i>Electrical Design Guidelines</i>	28
6.3.2. <i>Thermal Design Guidelines</i>	31
6.3.3. <i>Power Supply PCB layout Guidelines</i>	32
7. ANTENNA.....	33
7.1. GSM ANTENNA REQUIREMENTS	33
7.1.1. <i>GL865 Antenna – PCB line Guidelines</i>	33
7.2. PCB GUIDELINES IN CASE OF FCC CERTIFICATION	34
7.2.1. <i>Transmission line design</i>	35
7.2.2. <i>Transmission line measurements</i>	35
7.3. GSM ANTENNA - INSTALLATION GUIDELINES.....	38
8. LOGIC LEVEL SPECIFICATIONS	39
8.1. RESET SIGNAL.....	40
9. SERIAL PORTS	41
9.1. MODEM SERIAL PORT	41
9.2. RS232 LEVEL TRANSLATION	43
9.3. 5V UART LEVEL TRANSLATION	46
10. AUDIO SECTION OVERVIEW	48
10.1. ELECTRICAL CHARACTERISTICS	51



10.1.1.	Input Lines.....	51
10.1.2.	Output Lines.....	52
11.	GENERAL PURPOSE I/O.....	53
11.1.	GPIO LOGIC LEVELS.....	54
11.2.	USING A GPIO PAD AS INPUT.....	55
11.3.	USING A GPIO PAD AS OUTPUT.....	55
11.4.	USING THE RF TRANSMISSION CONTROL GPIO4.....	55
11.5.	USING THE RFTXMON OUTPUT GPIO5.....	55
11.6.	USING THE ALARM OUTPUT GPIO6.....	56
11.7.	USING THE BUZZER OUTPUT GPIO7.....	56
11.8.	MAGNETIC BUZZER CONCEPTS.....	57
11.8.1.	Short Description.....	57
11.8.2.	Frequency Behaviour.....	57
11.8.3.	Power Supply Influence.....	58
11.8.4.	Working Current Influence.....	58
11.9.	STAT LED INDICATION OF NETWORK SERVICE AVAILABILITY.....	59
11.10.	SIMIN DETECT FUNCTION.....	60
11.11.	RTC BYPASS OUT.....	61
11.12.	SIM HOLDER IMPLEMENTATION.....	61
12.	DAC AND ADC SECTION.....	62
12.1.	DAC CONVERTER.....	62
12.1.1.	Description.....	62
12.1.2.	Enabling DAC.....	63
12.1.3.	Low Pass Filter Example.....	63
12.2.	ADC CONVERTER.....	64
12.2.1.	Description.....	64
12.2.2.	Using ADC Converter.....	64
12.3.	DEBUG OF THE GL865 IN PRODUCTION.....	65
13.	MOUNTING THE GL865 ON YOUR BOARD.....	66
13.1.	GENERAL.....	66
13.2.	MODULE FINISHING & DIMENSIONS.....	66
13.3.	RECOMMENDED FOOT PRINT FOR THE APPLICATION.....	67
13.4.	STENCIL.....	68
13.5.	PCB PAD DESIGN.....	68
13.6.	RECOMMENDATIONS FOR PCB PAD DIMENSIONS (MM).....	68
13.7.	SOLDER PASTE.....	69
13.7.1.	GL865 Solder reflow.....	70
14.	PACKING SYSTEM.....	71
14.1.	PACKING ON TRAY.....	71
14.2.	PACKING ON REEL.....	73
14.2.1.	Carrier tape detail.....	74
14.2.2.	Carrier tape detail.....	74
14.3.	MOISTURE SENSIBILITY.....	75
15.	CONFORMITY ASSESSMENT ISSUES.....	76
16.	SAFETY RECOMMANDATIONS.....	77
17.	DOCUMENT HISTORY.....	78



1.4. Document Organization

This document contains the following chapters:

Chapter 1: “Introduction” provides a scope for this document, target audience, contact and support information, and text conventions.

Chapter 2: “Overview” provides an overview of the document.

Chapter 3: “GL865 Mechanical Dimensions”

Chapter 4: “GL865 Module Connections” deals with the pin out configuration and layout.

Chapter 5: “Hardware Commands” How to operate on the module via hardware.

Chapter 6: “Power supply” Power supply requirements and general design rules.

Chapter 7: “Antenna” The antenna connection and board layout design are the most important parts in the full product design.

Chapter 8: “Logic Level specifications” Specific values adopted in the implementation of logic levels for this module.

Chapter 9: “Serial ports” The serial port on the Telit GL865 is the core of the interface between the module and OEM hardware

Chapter 10: “Audio Section overview” Refers to the audio blocks of the Base Band Chip of the GL865 Telit Modules.

Chapter 11: “General Purpose I/O” How the general purpose I/O pads can be configured.

Chapter 12 “DAC and ADC Section” Deals with these two kind of converters.


Chapter 13: “Mounting the GL865 on the application board” Recommendations and specifics on how to mount the module on the user’s board.



3. GL865 Mechanical Dimensions

The GL865 overall dimensions are:

- Length: 24.4 mm
- Width: 24.4 mm
- Thickness: 2.7 mm
- Weight: 2.48 g





NOTE:

If not used, almost all pins should be left disconnected. The only exceptions are the following pins:

4.2.


4.3.

pin	signal
38, 37	VBATT & VBATT_PA
32, 33, 35, 36, 46	GND
23	AGND
7	TXD
8	RXD
5	RTS
43	V_AUX / PWRMON
47	RESET*
45	TX_AUX
44	RX_AUX



4.3. Pin Layout

TOP VIEW



NOTE:

The pin defined as NC/RFU has to be considered RESERVED and don't connect on any pin in the application.




5. Hardware Commands

5.1. Auto-Turning ON the GL865

To Auto-turn on the GL865, the power supply must be applied on the power pins VBATT and VBATT_PA, after 1000 m-seconds, the V_AUX / PWRMON pin will be at the high logic level and the module can be consider fully operating.

When the power supply voltage is lower than 3.4V, after 5000 m-seconds, the V_AUX / PWRMON pin will be at the high logic level and the module can be consider fully operating.

The following flow chart shows the proper turn on procedure:





NOTE:


The power supply on the pins VBATT and VBATT_PA must be applied at the same time or for the special application in the first apply the VBATT_PA and in second time apply VBATT, never vice versa in this case can be damage the unit.




NOTE:

In order to avoid a back powering effect it is recommended to avoid having any HIGH logic level signal applied to the digital pins of the GL865 when the module is powered OFF or during an ON/OFF transition.

A flow chart showing the AT command managing procedure is displayed below:





TIP:

To check if the device has been powered off, the hardware line PWRMON must be monitored. The device is powered off when PWRMON goes low.



NOTE:

In order to avoid a back powering effect it is recommended to avoid having any HIGH logic level signal applied to the digital pins of the GL865 when the module is powered OFF or during an ON/OFF transition.



5.3. Resetting the GL865

5.3.1. Hardware Unconditional restart



WARNING:

The hardware unconditional Restart must not be used during normal operation of the device since it does not detach the device from the network. It shall be kept as an emergency exit procedure to be done in the rare case that the device gets stacked waiting for some network or SIM responses.

To unconditionally reboot the GL865, the pad RESET* must be tied low for at least 200 milliseconds and then released.




NOTE:

Do not use any pull up resistor on the RESET* line nor any totem pole digital output. Using pull up resistor may bring to latch up problems on the GL865 power regulator and improper functioning of the module. The line RESET* must be connected only in open collector configuration; the transistor must be connected as close as possible to the RESET* pin.


TIP:

The unconditional hardware restart must always be implemented on the boards and the software must use it as an emergency exit procedure.

A simple circuit to do it is:



In the following flow chart is detailed the proper restart procedure:



NOTE:


In order to avoid a back powering effect it is recommended to avoid having any HIGH logic level signal applied to the digital pins of the GL865 when the module is powered OFF or during an ON/OFF transition.



6.2.1. Power consumption Plots

This document section is showing the typical Current consumption plots (using Agilent 66319D) in the normal working conditions of the module.

GSM900 – Voice Call – Power level 5



7. Antenna

The antenna connection and board layout design are the most important aspect in the full product design as they strongly affect the product overall performances, hence read carefully and follow the requirements and the guidelines for a proper design.

7.1. GSM Antenna Requirements

As suggested on the Product Description the antenna and antenna transmission line on PCB for a Telit GL865 device shall fulfil the following requirements:

ANTENNA REQUIREMENTS		
	QUAD	DUAL
Frequency range	824-894 MHz GSM850 band 880-960 MHz GSM900 band 1710-1885MHz DCS1800 band 1850-1990MHz PCS1900 band	880-960 MHz GSM900 band 1710-1885MHz MHz DCS1800 band
Gain	1.4dBi @ GSM900 and 3dBi @ DCS1800 1.4dBi @ GSM850 and 3dBi @ PCS1900	1.4dBi @ GSM900 and 3dBi @ DCS1800
Impedance	50 Ohm	50 Ohm
Input power	> 2 W	> 2 W
VSWR absolute max	≤ 10:1 (limit to avoid permanent damage)	≤ 10:1 (limit to avoid permanent damage)
VSWR recommended	≤ 2:1 (limit to fulfil all regulatory requirements)	≤ 2:1 (limit to fulfil all regulatory requirements)

Furthermore if the devices are developed for the US market and/or Canada market, they shall comply to the FCC and/or IC approval requirements:

Those devices are to be used only for mobile and fixed application. The antenna(s) used for this transmitter must be installed to provide a separation distance of at least 20 cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter. End-Users must be provided with transmitter operation conditions for satisfying RF exposure compliance. OEM integrators must ensure that the end user has no manual instructions to remove or install the GL865. Antennas used for those OEM modules must not exceed 3dBi gain for mobile and fixed operating configurations.

7.1.1. GL865 Antenna – PCB line Guidelines

When using the Telit GL865 module, since there's no antenna connector on the module, the antenna must be connected to the GL865 through the PCB with the antenna pad (**pin 34**).

In the case that the antenna is not directly developed on the same PCB, hence directly connected at the antenna pad of the GL865, then a PCB line is needed in order to connect with it or with its connector.



This line of transmission shall fulfill the following requirements:

ANTENNA LINE ON PCB REQUIREMENTS	
Impedance	50 ohm
Max Attenuation	0,3 dB
No coupling with other signals allowed	
Cold End (Ground Plane) of antenna shall be equipotential to the GL865 ground pins	

This transmission line should be designed according to the following guidelines:

- Ensure that the antenna line impedance is 50 ohm;
- Keep the antenna line on the PCB as short as possible, since the antenna line loss shall be less than 0,3 dB;
- Antenna line must have uniform characteristics, constant cross section, avoid meanders and abrupt curves;
- Keep, if possible, one layer of the PCB used only for the Ground plane;
- Surround (on the sides, over and under) the antenna line on PCB with Ground, avoid having other signal tracks facing directly the antenna line track;
- The ground around the antenna line on PCB has to be strictly connected to the Ground Plane by placing vias once per 2mm at least;
- Place EM noisy devices as far as possible from GL865 antenna line;
- Keep the antenna line far away from the GL865 power supply lines;
- If you have EM noisy devices around the PCB hosting the GL865, such as fast switching ICs, take care of the shielding of the antenna line by burying it inside the layers of PCB and surround it with Ground planes, or shield it with a metal frame cover.
- If you don't have EM noisy devices around the PCB of GL865, by using a strip-line on the superficial copper layer for the antenna line, the line attenuation will be lower than a buried one;

7.2. PCB Guidelines in case of FCC certification

In the case FCC certification is required for an application using GL865, according to FCC KDB 996369 for modular approval requirements, the transmission line has to be similar to that implemented on GL865 interface board and described in the following chapter.




7.2.1. Transmission line design

During the design of the GL865 interface board, the placement of components has been chosen properly, in order to keep the line length as short as possible, thus leading to lowest power losses possible. A Grounded Coplanar Waveguide (G-CPW) line has been chosen, since this kind of transmission line ensures good impedance control and can be implemented in an outer PCB layer as needed in this case. A SMA female connector has been used to feed the line.

The interface board is realized on a FR4, 4-layers PCB. Substrate material is characterized by relative permittivity $\epsilon_r = 4.6 \pm 0.4 @ 1 \text{ GHz}$, $\text{TanD} = 0.019 \div 0.026 @ 1 \text{ GHz}$.

A characteristic impedance of nearly 50Ω is achieved using trace width = 1.1 mm , clearance from coplanar ground plane = 0.3 mm each side. The line uses reference ground plane on layer 3, while copper is removed from layer 2 underneath the line. Height of trace above ground plane is 1.335 mm . Calculated characteristic impedance is 51.6Ω , estimated line loss is less than 0.1 dB . The line geometry is shown below:




7.2.2. Transmission line measurements

HP8753E VNA (Full-2-port calibration) has been used in this measurement session. A calibrated coaxial cable has been soldered at the pad corresponding to GL865 RF output; a SMA connector has been soldered to the board in order to characterize the losses of the transmission line including the connector itself. During Return Loss / impedance measurements, the transmission line has been terminated to 50Ω load.




Return Loss plot of line under test is shown below:




GL865 Hardware User Guide
1vv0300910 Rev.8 – 2015-05-25

Line input impedance (in Smith Chart format, once the line has been terminated to 50 Ω load) is shown in the following figure:



Insertion Loss of G-CPW line plus SMA connector is shown below:



7.3. GSM Antenna - Installation Guidelines

- Install the antenna in a place covered by the GSM signal.
- The Antenna must be installed to provide a separation distance of at least 20 cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter;
- Antenna shall not be installed inside metal cases
- Antenna shall be installed also according Antenna manufacturer instructions.



8. Logic level specifications

Where not specifically stated, all the interface circuits work at 2.8V CMOS logic levels. The following table shows the logic level specifications used in the GL865 interface circuits:

Absolute Maximum Ratings -Not Functional

Parameter	Min	Max
Input level on any digital pin (CMOS 2.8) when on	-0.3V	+3.1V
Input level on any digital pin (CMOS 1.8) when on	-0.3V	+2.1V
Input voltage on analog pins when on	-0.3V	+3.0 V

Operating Range - Interface levels (2.8V CMOS)

Level	Min	Max
Input high level	2.1V	3.1V
Input low level	0V	0.5V
Output high level	2.2V	3.1V
Output low level	0V	0.35V

For 1.8V signals:

Operating Range - Interface levels (1.8V CMOS)

Level	Min	Max
Input high level	1.6V	2.0V
Input low level	0V	0.4V
Output high level	1,65V	2.0V
Output low level	0V	0.35V

Current characteristics

Level	Typical
Output Current	1mA
Input Current	1uA



9. Serial Ports

The serial port on the GL865 is the core of the interface between the module and OEM hardware. 2 serial ports are available on the module:

MODEM SERIAL PORT 1 (MAIN) → for AT commands and Data

MODEM SERIAL PORT 2 (AUX) → for AT commands or Debug

9.1. MODEM SERIAL PORT

Several configurations can be designed for the serial port on the OEM hardware, but the most common are:

RS232 PC com port

microcontroller UART @ 2.8V - 3V (Universal Asynchronous Receive Transmit)

microcontroller UART @ 5V or other voltages different from 2.8V

Depending from the type of serial port on the OEM hardware a level translator circuit may be needed to make the system work. The only configuration that doesn't need a level translation is the 2.8V UART.

The serial port on the GL865 is a +2.8V UART with all the 7 RS232 signals. It differs from the PC-RS232 in the signal polarity (RS232 is reversed) and levels. The levels for the GL865 UART are the CMOS levels:

Absolute Maximum Ratings -Not Functional

Parameter	Min	Max
Input level on any digital pad when on	-0.3V	+3.1V
Input voltage on analog pads when on	-0.3V	+3.1V

Operating Range - Interface levels (2.8V CMOS)

Level	Min	Max
Input high level VIH	2.1V	3.1 V
Input low level VIL	0V	0.5V
Output high level VOH	2.2V	
Output low level VOL	0V	



The signals of the GL865 serial port are:

RS232 Pin Number	Signal	GL865 Pad Number	Name	Usage
1	DCD - dcd_uart	1	Data Carrier Detect	Output from the GL865 that indicates the carrier presence
2	RXD - tx_uart	8	Transmit line *see Note	Output transmit line of GL865 UART
3	TXD - rx_uart	7	Receive line *see Note	Input receive of the GL865 UART
4	DTR - dtr_uart	4	Data Terminal Ready	Input to the GL865 that controls the DTE READY condition
5	GND	32, 33, 35, 36, 46	Ground	ground
6	DSR - dsr_uart	3	Data Set Ready	Output from the GL865 that indicates the module is ready
7	RTS -rts_uart	5	Request to Send	Input to the GL865 that controls the Hardware flow control
8	CTS - cts_uart	6	Clear to Send	Output from the GL865 that controls the Hardware flow control
9	RI - ri_uart	2	Ring Indicator	Output from the GL865 that indicates the incoming call condition



NOTE:

According to V.24, RX/TX signal names are referred to the application side, therefore on the GL865 side these signal are on the opposite direction: TXD on the application side will be connected to the receive line (here named TXD/ rx_uart) of the GL865 serial port and viceversa for RX.



NOTE:

For a minimum implementation, only the TXD and RXD lines can be connected, the other lines can be left open provided a software flow control is implemented.



NOTE:

In order to avoid a back powering effect it is recommended to avoid having any HIGH logic level signal applied to the digital pins of the GL865 when the module is powered off or during an ON/OFF transition.



9.2. RS232 level translation

In order to interface the GL865 with a PC com port or a RS232 (EIA/TIA-232) application a level translator is required. This level translator must:

- invert the electrical signal in both directions;
- change the level from 0/2.8V to +15/-15V .

Actually, the RS232 UART 16450, 16550, 16650 & 16750 chipsets accept signals with lower levels on the RS232 side (EIA/TIA-562), allowing a lower voltage-multiplying ratio on the level translator. Note that the negative signal voltage must be less than 0V and hence some sort of level translation is always required.

The simplest way to translate the levels and invert the signal is by using a single chip level translator. There are a multitude of them, differing in the number of drivers and receivers and in the levels (be sure to get a true RS232 level translator not a RS485 or other standards).

By convention the driver is the level translator from the 0-2.8V UART to the RS232 level. The receiver is the translator from the RS232 level to 0-2.8V UART.

In order to translate the whole set of control lines of the UART you will need:

- 5 drivers
- 3 receivers




NOTE:

The digital input lines working at 2.8V CMOS have an absolute maximum input voltage of 3.0V; therefore the level translator IC shall not be powered by the +3.8V supply of the module. Instead, it must be powered from a +2.7V / +2.9V (dedicated) power supply.

This is because in this way the level translator IC outputs on the module side (i.e. GL865 inputs) will work at +3.8V interface levels, damaging the module inputs.



An example of level translation circuitry of this kind is:



The example is done with a MAXIM MAX3237 Transceiver that could accept supply voltages of 3V DC. Not exceeded with supply voltage higher than 3.1VDC because this is the higher voltage limit of module's inputs.




NOTE:

In this case Vin has to be set with a value compatible with the logic levels of the module. (Max 3.1V DC)




Second solution could be done using a MAXIM transceiver (MAX218) In this case the compliance with RS232 (+-5V) is possible.



Another level adapting method could be done using a standard RS232 Transceiver (MAX3237EAI) adding some resistors to adapt the levels on the GL865 Input lines.


NOTE: In this case has to be taken in account the length of the lines on the application to avoid problems in case of High-speed rates on RS232.

The RS232 serial port lines are usually connected to a DB9 connector with the following layout:



9.3. 5V UART level translation

If the OEM application uses a microcontroller with a serial port (UART) that works at a voltage different from 2.8 - 3V, then a circuitry has to be provided to adapt the different levels of the two set of signals. As for the RS232 translation there are a multitude of single chip translators. For example a possible translator circuit for a 5V TRANSMITTER/RECEIVER can be:



TIP:

Note that the TC7SZ07AE has open drain output; therefore the resistor R2 is mandatory.



NOTE:

The UART input line TXD (rx_uart) of the GL865 is NOT internally pulled up with a resistor, so there may be the need to place an external 47KΩ pull-up resistor, either the DTR (dtr_uart) and RTS (rts_uart) input lines are not pulled up internally, so an external pull-up resistor of 47KΩ may be required.





NOTE:

The input lines working at 2.8VCMOS can be pulled-up with 47K Ω

In case of reprogramming of the module has to be considered the use of the RESET line to start correctly the activity.

The preferable configuration is having an external supply for the buffer.



NOTE:

In order to avoid a back powering effect it is recommended to avoid having any HIGH logic level signal applied to the digital pins of the GL865 when the module is powered OFF or during an ON/OFF transition.





10. Audio Section Overview

The Base Band Chip of the GL865 provides one input for audio to be transmitted (*Uplink*), that can be connected directly to a microphone or an audio source.

The bias for the microphone is already provided by the product; so the connection can be done in both following ways:

For more information refer to Telit document : “ 80000NT10007a Audio Settings Application Note “.


MIC connection





TIP: Since the J-FET transistor inside the microphone acts as RF-detector-amplifier, ask vendor for a microphone with anti-EMI capacitor (usually a 33pF or a 10pF capacitor placed across the output terminals inside the case).


LINE-IN connection



If the audio source is not a mike but a different device, the following connections can be done. Place a 1Kohm resistor to ground on the negative input, in order to get balanced the input; than connect the source via 1uF capacitor, so the DC current is blocked. Since the input is differential, the common mode voltage noise between the two (different) ground is rejected, provided that both AF_IN+ & AF_IN- are connected directly onto the source.



EAR connection



The audio output of the GL865 is balanced, this is helpful to double the level and to reject common mode (click and pop are common mode and therefore rejected). These outputs can drive directly a small loudspeaker with electrical impedance not lower than 80hm.



TIP: in order to get the maximum audio level at a given output voltage level (dBspl/Vrms), the following breaking through procedure can be used. Have the loudspeaker as close as you can to the listener (this simplify also the echo cancelling); choose the loudspeaker with the higher sensitivity (dBspl per W); choose loudspeakers with the impedance close to the limit (ex: 16 or 8 Ohm), in order to feed more power inside the transducer (it increases the W/Vrms ratio). If this were not enough, an external amplifier should be used.



10.1. Electrical Characteristics

10.1.1. Input Lines

Microphone/Line-in path	
Line Type	Differential
Coupling capacitor	$\geq 1\mu\text{F}$
Differential input resistance	1k Ω /2k Ω /2.2k Ω
Levels	
To have 0dBm0 @ 1KHz (*)	Differential input voltage
AT#HFMICG=0	290mVrms
AT#HFMICG=1 (+6dB)	145mVrms
AT#HFMICG=2 (+12dB)	72mVrms
AT#HFMICG=3 (+18dB)	36mVrms
AT#HFMICG=4 (+24dB)	18mVrms
AT#HFMICG=5 (+30dB)	9mVrms
AT#HFMICG=6 (+36dB)	4.5mVrms
AT#HFMICG=7 (+42dB)	2.25mVrms

(*) 0 dBm0 in the network are -3.14 dBfs



TIP: The Electret microphone is internally amplified by a J-Fet transistor, thus the sound is carried out as saturation drain current; this means that the norton equivalence has to be considered. The signal is converted to voltage on the 2.2KOhm resistance, from there on circuitry has to be routed in order to not pick up common mode noise; beware of the return path (ground).



10.1.2. Output Lines

EAR/Line-out Output	
Differential line coupling	Direct connection ($V_{DC}=1.3\div 1.6V$)
Single-ended line coupling	One EAR terminal connected via a DC-block capacitor, the other one left open
output load resistance	$\geq 8 \Omega$
internal output resistance	4Ω (<i>typ.</i>)
signal bandwidth	250÷3400Hz (@ -3dB with default filter)
max. differential output voltage	1120mV _{pp} @3.14dBm0 (*)
differential output voltage	550mV _{rms} @0dBm0 (*)
volume increment	2dB per step
volume steps	0..10

(*) in default condition: AT+CLVL=10, AT#HFRECG=0



TIP : We suggest driving the load differentially; this kills all the common mode noises (click and pop, for example), the output swing will double (+6dB) and the big output coupling capacitor will be avoided.

However if particular OEM application needs, also a Single Ended (*S.E*) circuitry can be implemented. The OEM circuitry shall be designed to reduce the common mode noise typically generated by the return path of the big currents.

In order to get the maximum power output from the device, the resistance of the tracks has to be negligible in comparison to the load.



WARNING. When in *Single Ended* configuration, the unused output line must be left open: if this constraint is not respected, the output stage will be damaged.



11. General Purpose I/O

The general purpose I/O pads can be configured to act in three different ways:

- input
- output
- alternate function (*internally controlled*)

Input pads can only be read; they report the digital value (high or low) present on the pad at the read time .

Output pads can only be written or queried and set the value of the pad output.

An alternate function pad is internally controlled by the GL865 firmware and acts depending on the function implemented.

For Logic levels please refer to chapter 8.

The following table shows the available GPIO on the GL865.

Pin	Signal	I/O	Function	Type	Input / output current	Default State	ON_OFF state	State during Reset	Note
42	GPIO_01	I/O	Configurable GPIO	CMOS 2.8V	1uA/1mA	INPUT	0	0	Alternate function DVI_WA0
41	GPIO_02	I/O	Configurable GPIO	CMOS 2.8V	1uA/1mA	INPUT	0	0	Alternate function JDR and DVI_RX
40	GPIO_03	I/O	Configurable GPIO	CMOS 2.8V	1uA/1mA	INPUT	0	0	Alternate function DVI_TX
39	GPIO_04	I/O	Configurable GPIO	CMOS 2.8V	1uA/1mA	INPUT	0	0	Alternate function TX disable and DVI_CLK
29	GPIO_05	I/O	Configurable GPIO	CMOS 2.8V	1uA/1mA	INPUT	0	0	Alternate function RFTXMON
28	GPIO_06	I/O	Configurable GPIO	CMOS 2.8V	1uA/1mA	INPUT	0	0	Alternate function ALARM
27	GPIO_07	I/O	Configurable GPIO	CMOS 2.8V	1uA/1mA	INPUT	0	0	Alternate function BUZZER
26	GPIO_08	I/O	Configurable GPIO	CMOS 2.8V	1uA/1mA	INPUT	0	0	Alternate function STAT_LED



Also the UART's control flow pins can be unable as GPIO/O.

Pin	Signal	I/O	Function	Type	Input / output current	Default State	ON_OFF state	State during Reset	Note
1	GPO_A	O	Configurable GPO	CMOS 2.8V	1uA/1mA	INPUT	0	0	Alternate function C109/DCD
2	GPO_B	O	Configurable GPO	CMOS 2.8V	1uA/1mA	INPUT	0	0	Alternate function C125/RING
3	GPO_C	O	Configurable GPO	CMOS 2.8V	1uA/1mA	INPUT	0	0	Alternate function C107/DSR
4	GPI_E	I	Configurable GPI	CMOS 2.8V	1uA/1mA	INPUT	0	0	Alternate function C108/DTR
5	GPI_F	I	Configurable GPI	CMOS 2.8V	1uA/1mA	INPUT	0	0	Alternate function C105/RTS
6	GPO_D	O	Configurable GPO	CMOS 2.8V	1uA/1mA	INPUT	0	0	Alternate function C106/CTS

11.1. GPIO Logic levels

Where not specifically stated, all the interface circuits work at 2.8V CMOS logic levels.
The following table shows the logic level specifications used in the GL865 interface circuits:

Absolute Maximum Ratings -Not Functional

Parameter	Min	Max
Input level on any digital pin when on (CMOS 2.8)	-0.3V	+3.1V
Input level on any digital pin when on (CMOS 1.8)	-0.3V	+2.1V
Input voltage on analog pins when on	-0.3V	+3.0V

Operating Range - Interface levels (2.8V CMOS)

Level	Min	Max
Input high level	2.1V	3.1V
Input low level	0V	0.5V
Output high level	2.2V	3.1V
Output low level	0V	0.35V



11.2. Using a GPIO Pad as INPUT

The GPIO pads, when used as inputs, can be connected to a digital output of another device and report its status, provided this device has interface levels compatible with the 2.8V CMOS levels of the GPIO.

If the digital output of the device to be connected with the GPIO input pad has interface levels different from the 2.8V CMOS, then it can be buffered with an open collector transistor with a 47K pull up to 2.8V.



NOTE:

In order to avoid a back powering effect it is recommended to avoid having any HIGH logic level signal applied to the digital pins of the GL865 when the module is powered OFF or during an ON/OFF transition.



TIP:

The V_AUX / PWRMON pin can be used for input pull up reference or/and for ON/OFF monitoring.

11.3. Using a GPIO Pad as OUTPUT

The GPIO pads, when used as outputs, can drive 2.8V CMOS digital devices or compatible hardware. When set as outputs, the pads have a push-pull output and therefore the pull-up resistor may be omitted.

11.4. Using the RF Transmission Control GPIO4

The GPIO4 pin, when configured as RF Transmission Control Input, permits to disable the Transmitter when the GPIO is set to Low by the application.

In the design is necessary to add a resistor 47K pull up to 2.8V, this pull up must be switched off when the module is in off condition.

11.5. Using the RFTXMON Output GPIO5

The GPIO5 pin, when configured as RFTXMON Output, is controlled by the GL865 module and will rise when the transmitter is active and fall after the transmitter activity is completed.

There are 2 different modes for this function:

1) Active during all the Call:

For example, if a call is started, the line will be HIGH during all the conversation and it will be again LOW after hanged up.

The line rises up 300ms before first TX burst and will became again LOW from 500ms to 1s after last TX burst.

2) Active during all the TX activity:



The GPIO is following the TX bursts

Please refer to the AT User interface manual for additional information on how to enable this function.

11.6. Using the Alarm Output GPIO6


The GPIO6 pad, when configured as Alarm Output, is controlled by the GL865 module and will rise when the alarm starts and fall after the issue of a dedicated AT command. This output can be used to controlling microcontroller or application at the alarm time.

11.7. Using the Buzzer Output GPIO7

The GPIO7 pad, when configured as Buzzer Output, is controlled by the GL865 module and will drive a Buzzer driver with appropriate square waves.

This permits to your application to easily implement Buzzer feature with ringing tones or melody played at the call incoming, tone playing on SMS incoming or simply playing a tone or melody when needed.

A sample interface scheme is included below to give you an idea of how to interface a Buzzer to the GPIO7:



NOTE:


To correctly drive a buzzer a driver must be provided, its characteristics depend on the Buzzer and for them refer to your buzzer vendor.



11.8. Magnetic Buzzer Concepts


11.8.1. Short Description

A magnetic Buzzer is a sound-generating device with a coil located in the magnetic circuit consisting of a permanent magnet, an iron core, a high permeable metal disk and a vibrating diaphragm.



Drawing of the Magnetic Buzzer.

The disk and diaphragm are attracted to the core by the magnetic field. When an oscillating signal is moved through the coil, it produces a fluctuating magnetic field which vibrates the diaphragm at a frequency of the drive signal. Thus the sound is produced relative to the frequency applied.



Diaphragm movement.

11.8.2. Frequency Behaviour

The frequency behaviour represents the effectiveness of the reproduction of the applied signals. Because performance is related to a square driving waveform (whose amplitude varies from 0V to V_{pp}), if you modify the waveform (*e.g. from square to sinus*) the frequency response will change.



11.8.3. Power Supply Influence

Applying a signal whose amplitude is different from that suggested by the manufacturer, the performance change following the rule “if resonance frequency f_0 increases, amplitude decreases”.

Because resonance frequency depends on acoustic design, by lowering the amplitude of the driving signal the response bandwidth tends to become narrow, and vice versa.

Summarizing: $V_{pp} \uparrow \rightarrow f_0 \downarrow$ $V_{pp} \downarrow \rightarrow f_0 \uparrow$

The risk is that the f_0 could easily fall outside of new bandwidth; consequently the SPL could be much lower than the expected.



WARNING:

It is very important to respect the sense of the applied voltage: never apply to the “-” *pin* a voltage more positive than the “+” *pin*: if this happens, the diaphragm vibrates in the opposite direction with a high probability to be expelled from its physical position. This damages the device permanently.

11.8.4. Working Current Influence

In the component data sheet you will find the value of MAX CURRENT: this represents the maximum average current that can flow at nominal voltage without current limitation. In other words it is not the peak current, which could be twice or three times higher. If driving circuitry does not support these peak values, the SPL will never reach the declared level or the oscillations will stop.



11.9. STAT LED Indication of network service availability

The STAT_LED pin status shows information on the network service availability and Call status. In the GL865 modules, the STAT_LED usually needs an external transistor to drive an external LED. Therefore, the status indicated in the following table is reversed with respect to the pin status. The AT command to enable the function is AT#SLED=2, in order to save the function use the AT command AT#SLEDSAV, the AT command AT#SLED=0 disable the function and the functionality of GPIO8 can be used. (see AT Command user guide)


LED status	Device Status
Permanently off	Device off
Fast blinking (Period 1s, Ton 0,5s)	Net search / Not registered / turning off
Slow blinking (Period 3s, Ton 0,3s)	Registered full service
Permanently on	a call is active



NOTE:

Don't use the STAT LED function if the GPIO 8 function is enabled and vice versa!

A schematic example could be:



11.10.



11.10. SIMIN detect function

All the GPIO pins can be used as SIM DETECT input. The AT Command used to enable the function is:

#SIMINCFG– SIMIN pin configuration	SELINT 2
AT#SIMINCFG = <GPIO_ pin>	The command enable the function on the general purpose I/O pin GPIO<pin> Parameters: <GPIO_ pin> - GPIO pin number; supported range is from 1 to 8 (see chapter 11)
AT#SIMINCFG?	Read command reports the selected I/O pin in the format: #SIMINCFG: 1
AT#SIMINCFG =?	Test command reports supported range of values for parameters in the format: #SIMINCFG : (0 – 8) 0 = disabled

Use the AT command **AT#SIMDET=2** to enable the SIMIN detection

Use the AT command **AT&W0** and **AT&P0** to store the SIMIN detection **in the common profile** (See AT Command user guide)



NOTE:

Don't use the SIM IN function on the same pin where the GPIO function is enabled and vice versa!



11.11. **RTC Bypass out**

The VRTC pin brings out the Real Time Clock supply, which is separate from the rest of the digital part, allowing having only RTC going on when all the other parts of the device are off. To this power output a backup battery can be added in order to increase the RTC autonomy during power off of the main battery (power supply). NO Devices must be powered from this pin.

11.12. **SIM Holder Implementation**

Please refer to the related User Guide (SIM Holder Design Guides, 80000NT10001a).



12. DAC and ADC section

12.1. DAC Converter

12.1.1. Description

The GL865 provides a Digital to Analog Converter. The signal (named DAC_OUT) is available on pin **15** of the GL865.

The on board DAC is a 10 bit converter, able to generate a analogue value based a specific input in the range from 0 up to 1023. However, an external low-pass filter is necessary

	Min	Max	Units
Voltage range (filtered)	0	2,6	Volt
Range	0	1023	Steps

The precision is 10 bits so, if we consider that the maximum voltage is 2V, the integrated voltage could be calculated with the following formula:

$$\text{Integrated output voltage} = (2 * \text{value}) / 1023$$

DAC_OUT line must be integrated (for example with a low band pass filter) in order to obtain an analog voltage.



12.1.2. Enabling DAC

An *AT command* is available to use the DAC function.
The command is: **AT#DAC=[<enable> [, <value>]]**

<value> - scale factor of the integrated output voltage (0..1023 - 10 bit precision)
it must be present if <enable>=1


Refer to SW User Guide or AT Commands Reference Guide for the full description of this function.



NOTE:

The DAC frequency is selected internally. D/A converter must not be used during POWERSAVING.

12.1.3. Low Pass Filter Example



12.2. ADC Converter

12.2.1. Description

The on board A/D are 11-bit converter. They are able to read a voltage level in the range of 0÷2 volts applied on the ADC pin input, store and convert it into 11 bit word.

	Min	Max	Units
Input Voltage range	0	2	Volt
AD conversion	-	11	bits
Resolution	-	< 1	mV

The GL865 module provides 2 Analog to Digital Converters.
The input lines are:

ADC_IN1
available on pin 13

ADC_IN2
available on pin 14

12.2.2. Using ADC Converter

An AT command is available to use the ADC function.

The command is *AT#ADC=1,2*

The read value is expressed in mV

Refer to SW User Guide or AT Commands Reference Guide for the full description of this function.




13. Mounting the GL865 on your Board

13.1. General

The GL865 modules have been designed in order to be compliant with a standard lead-free SMT process.

13.2. Module finishing & dimensions




Lead-free Alloy:
Surface finishing Ni/Au for all solder pads

Bottom View

Dimensions in mm



13.3. Recommended foot print for the application



In order to easily rework the GL865 is suggested to consider on the application a 1.5 mm placement inhibit area around the module.

It is also suggested, as common rule for an SMT component, to avoid having a mechanical part of the application in direct contact with the module.



NOTE: In the customer application, the region under WIRING INHIBIT (see figure) must be clear from signal or ground paths.




13.4. Stencil


Stencil's apertures layout can be the same of the recommended footprint (1:1), we suggest a thickness of stencil foil $\geq 120\mu\text{m}$.

13.5. PCB pad design

Non solder mask defined (NSMD) type is recommended for the solder pads on the PCB.




13.6. Recommendations for PCB pad dimensions (mm)



13.7.1. GL865 Solder reflow

Recommended solder reflow profile



Profile Feature	Pb-Free Assembly
Average ramp-up rate (TL to TP)	3°C/second max
Preheat	
– Temperature Min (Tsmin)	150°C
– Temperature Max (Tsmax)	200°C
– Time (min to max) (ts)	60-180 seconds
Tsmax to TL	
– Ramp-up Rate	3°C/second max
Time maintained above:	
– Temperature (TL)	217°C
– Time (tL)	60-150 seconds
Peak Temperature (Tp)	245 +0/-5°C
Time within 5°C of actual Peak Temperature (tp)	10-30 seconds
Ramp-down Rate	6°C/second max.
Time 25°C to Peak Temperature (ttp)	8 minutes max.



NOTE:

All temperatures refer to topside of the package, measured on the package body surface



WARNING:

The GL865 module withstands one reflow process only.




14. Packing system

Is possible to order in two packaging system:

- Package on tray
- Package on reel


14.1. Packing on tray

The GL865 modules are packaged on trays of 40 pieces each. These trays can be used in SMT processes for pick & place handling.




14.2. Packing on Reel


The GL865 can be packaged on reels of 200 pieces each.
See figure for module positioning into the carrier.



14.2.1. Carrier tape detail



14.2.2. Carrier tape detail



Notice:
 1.dimension:13"reel with 7" hub and 50mm width
 2.material:PS with 2mm thickness
 3.other:must comply with RoHS/REACH and other industry standard



14.3. Moisture sensibility

The GL865 is a Moisture Sensitive Device level 3, in according with standard IPC/JEDEC J-STD-020, take care all the relatives requirements for using this kind of components.

Moreover, the customer has to take care of the following conditions:

- a) Calculated shelf life in sealed bag: 12 months at $<40^{\circ}\text{C}$ and $<90\%$ relative humidity (RH).
- b) Environmental condition during the production: 30°C / 60% RH according to IPC/JEDEC J-STD-033A paragraph 5.
- c) The maximum time between the opening of the sealed bag and the reflow process must be 168 hours if condition b) “IPC/JEDEC J-STD-033A paragraph 5.2” is respected
- d) Baking is required if conditions b) or c) are not respected
- e) Baking is required if the humidity indicator inside the bag indicates 10% RH or more



15. Conformity Assessment Issues

The Telit **GL865 Module** has been assessed in order to satisfy the essential requirements of the R&TTE Directive 1999/05/EC (Radio Equipment & Telecommunications Terminal Equipments) to demonstrate the conformity against the harmonized standards with the final involvement of a Notified Body.

CE0889

By using our certified module, the evaluation under **Article 3.2** of the R&TTE is considerably reduced, allowing significant savings in term of cost and time in the certification process of the final product.

In all other cases, or if the manufacturer of the final product is in doubt, then the equipment integrating the radio module must be assessed against **Article 3.2** of the R&TTE Directive.

In all cases the assessment of the final product must be made against the Essential requirements of the R&TTE Directive **Articles 3.1(a)** and **(b)**, Safety and EMC respectively, and any relevant Article 3.3 requirements.

This Hardware User Guide contains all the information you may need for developing a product meeting the R&TTE Directive.



17. Document History

Revision	Date	Changes
Rev.0	2011-01-05	First ISSUE
Rev.1	2011-03-10	VBATT_PA power consumption specification Page 18 typical 2uA max 20uA Page 23 typical 2uA max 20uA AUX serial port naming from RXD_AUX; TXD_AUX to RX_AUX; TX_AUX
Rev.2	2011-08-24	Added chapter 7.2 PCB guidelines in case of FCC certifications – updated with FCC requirements Added chapter 16. Safety Recommendations – updated with FCC and IC requirements
Rev.3	2011-10-03	Add chapter 11.4 Using the RF Transmission Control GPIO4 Add chapter 14.1 Moisture sensibility – add details Updated Chapter 5.1 Auto-Turning ON the GL865 – 5 second with VBATT < 3,4V
Rev.4	2012-05-07	Added chapter 13
Rev.5	2012-06-06	Added chapters 6.2 (power consumption) 6..2.1 (power cons. plots)
Rev. 6	2013-04-22	Updated Chapter 15 Conformity Assessment Issues
Rev. 7	2014-04-02	Updated Chapter 13.3 inhibit area
Rev. 8	2015-05-25	Updated Chapter 14 Packing System

