

MAR/2006

PAGE 1 OF 29

DOCUMENT NUMBER AND REVISION FS-GP001-JCG12832A08-01 REV. A (FFPNNMNG-06-ST-NSC)

DOCUMENT TITLE:F SPECIFICATION OF LCD MODULE TYPE

CUSTOMER	
MODEL NUMBER	GP001-JCG12832A08-01
CUSTOMER APPROVAL	
DATE	

DEPARTMENT	NAME	SIGNATURE	DATE
PREPARED BY	ZHU LING JUN		
CHECKED BY	XIE DAI ZHOU		
APPROVED BY	WANG ZHAO CAI		

www. FindLCD.com.



MAR/2006

PAGE 2 OF 29

DOCUMENT	REVISION	HISTORY 1:		
DOCUMENT	DATE	DESCRIPTION	CHANGED	CHECKED
REVISION			BY	BY
FROM TO				
Α	2006.03.24	First Release.	ZHU LING	XIE DAI
			JUN	ZHOU

MAR/2006

PAGE 3 OF 29

CONTENTS

Page No.

1.	GENERAL DESCRIPTION	4
2.	MECHANICAL SPECIFICATIONS	4
3.	INTERFACE SIGNALS	7
4.	ABSOLUTE MAXIMUM RATINGS	9
4.1	ELECTRICAL MAXIMUM RATINGS (Ta=25°C)	9
4.2	ENVIRONMENTAL CONDITION	10
5.	ELECTRICAL SPECIFICATIONS	10
5.1	TYPICAL ELECTRICAL CHARACTERISTICS	10
5.2	TIMING SPECIFICATIONS	11
5.3	INSTRUCTUION TABLE	14
6.	QUALITY UNITS	15





findlcd

PAGE 4 OF 29

Specification of LCD Module Type Item No.: GP001-JCG12832A08-01

1. General Description

- 128 x 32 Dots FSTN Positive Transflective Dot Matrix LCD Module.
- Viewing Angle: 6 O'clock direction.
- Driving duty: 1/33 Duty, 1/5 bias.
- 'SITRONIX' ST7565P LCD Controller & Driver or equivalent.
- Chip on Glass (COG).
- High-speed 8-bit MPU interface.
- Power Supply: +3.0V.
- FPC.

• Management Regulations for FindLCD's Environment –related Substances to be controlled (the detail is shown in Table1).

Table 1

	The	e six kinds o	f content injur	rants (ppm)	- test way of IC	Р
NO.	Cadmium/cadmium compounds	Lead and lead compounds	Mercury and mercury compounds	Hexavalent chromium compounds	Polybrominated biphenyls (PBB)	Polybrominated diphenylethers (PBDE)
GP001	5	Plastic 100	100	100	100	100

Note: Substances for no listed in table must accord with the standard of JHD's Environment –related Substances to be controlled.

2. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 2 below.

	Table 2	
Parameter	Specifications	Unit
Outline dimensions	35.0 (W) x 16.9(H) x 1.8MAX.(D)(Exclude FPC)	mm
	35.0 (W) x 35.3(H) x 1.8MAX.(D)(Include FPC)	
Viewing area	32.00MIN (W) x 9.4MIN(H)	mm
Display format	128 x 32	dots
Dot size	0.202(W) x 0.235(H)	mm
Dot spacing	0.030(W) x 0.030(H)	mm
Dot pitch	0.232 (W) x 0.265 (H)	mm
Weight:	TBD	grams



findlcd

MAR/2006

PAGE 6 OF 29



Figure 2: Recommend the outer circuit



MAR/2006

PAGE 7 OF 29

Table 3(a)

1VDDPower supply for logic +3.0V.2This is the MPU interface switch terminal. $C86 = "H": 6800$ Series MPU interface. $C86 = "L": 8080$ MPU interface.3VSSGround (0V).4V0This is a multi-level power supply for the liquid crystal drive. The v Supply applied is determined by the liquid crystal cell, and is change through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VSS, and must maintain the relative magnitudes shown below. $V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge VSS$ When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings ar selected using the LCD bias set command. $V1=(1/5)V0$, $V2=(2/5)V1$, $V3=(2/5)V2$, $V4=(4/5)V0$	oltage ed e 1
2C86This is the MPU interface switch terminal. $C86 = "H": 6800$ Series MPU interface. $C86 = "L": 8080$ MPU interface.3VSSGround (0V).4V0This is a multi-level power supply for the liquid crystal drive. The v Supply applied is determined by the liquid crystal cell, and is change through the use of a resistive voltage divided or through changing th impedance using an op. amp. Voltage levels are determined based on VSS, and must maintain the relative magnitudes shown below. $V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge VSS$ When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings ar 	oltage ed n
C86C86 = "H": 6800 Series MPU interface. C86 = "L": 8080 MPU interface.3VSSGround (0V).4V0This is a multi-level power supply for the liquid crystal drive. The v Supply applied is determined by the liquid crystal cell, and is change through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VSS, and must maintain the relative magnitudes shown below. V0 \geq V1 \geq V2 \geq V3 \geq V4 \geq VSSV4V4When the power supply turns ON, the internal power supply circuits 	oltage ed ie i
3VSSGround (0V). 4 V0This is a multi-level power supply for the liquid crystal drive. The v 5 V1Supply applied is determined by the liquid crystal cell, and is changed 6 V2through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VSS, and must maintain the relative magnitudes shown below. 8 V4V0 $V4$ V4V4 $V4$ V4V4 $V4$ V4V4 $V4$ V4V4 $V4$ V4 $V4$ <td>oltage ed n e</td>	oltage ed n e
3VSSGround (0V).4V0This is a multi-level power supply for the liquid crystal drive. The v5V1Supply applied is determined by the liquid crystal cell, and is change6V2through the use of a resistive voltage divided or through changing th7V3impedance using an op. amp. Voltage levels are determined based or8V4V0 \geq V1 \geq V2 \geq V3 \geq V4 \geq VSSV4When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings ar selected using the LCD bias set command.V1=(1/5)V0V2=(2/5)V1V3=(3/5)V2V4=(4/5)V0V2=(2/5)V1	oltage ed ie i
4V0This is a multi-level power supply for the liquid crystal drive. The v5V1Supply applied is determined by the liquid crystal cell, and is changed6V2through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VSS, and must maintain the relative magnitudes shown below.8V4 $V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge VSS$ V4When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings ar selected using the LCD bias set command.V1=(1/5)V0 V2=(2/5)V1 V3=(3/5)V2 V4=(4/5)V0	oltage ed ie i e
5V1Supply applied is determined by the liquid crystal cell, and is changed6V2through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VSS, and must maintain the relative magnitudes shown below.8V3VSS, and must maintain the relative magnitudes shown below.V0 \geq V1 \geq V2V4When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings ar selected using the LCD bias set command.V1=(1/5)V0V2=(2/5)V1V2=(2/5)V1V3=(3/5)V2V4=(4/5)V0	ed ne n
6V2through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VSS, and must maintain the relative magnitudes shown below.8V3VSS, and must maintain the relative magnitudes shown below.V0 \geq V1 \geq V2 \geq V3V4When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings ar selected using the LCD bias set command.V1=(1/5)V0V2=(2/5)V1V2=(2/5)V1V3=(3/5)V2V4=(4/5)V0	ie 1 e
7V3Impedance using an op. amp. Voltage levels are determined based of8VSS, and must maintain the relative magnitudes shown below. $V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge VSS$ When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings ar selected using the LCD bias set command. $V1=(1/5)V0$ $V2=(2/5)V1$ $V3=(2/5)V2$	e e
8 V4 V4 V5S, and must maintain the relative magnitudes shown below. V0 \geq V1 \geq V2 \geq V3 \geq V4 \geq VSS When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings ar selected using the LCD bias set command. V1=(1/5)V(0, V2=(2/5)V1, V3=(3/5)V2, V4=(4/5)V(0)	e
V4 $V4 = V1 \ge V2 \ge V3 \ge V4 \ge VSS$ When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings ar selected using the LCD bias set command. V1 = (1/5)V0, $V2 = (2/5)V1$, $V3 = (3/5)V2$, $V4 = (4/5)V0$	e
V4 When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings ar selected using the LCD bias set command. V1 = (1/5)V(0, V2 = (2/5)V(1, V3 = (3/5)V(2, V4 = (4/5)V(0, V3 = (3/5)V(2, V4 = (e
produce the V1 to V4 voltages shown below. The voltage settings at selected using the LCD bias set command. V1 = (1/5)V(0, V2 = (2/5)V(1, V3 = (3/5)V(2, V4 = (4/5)V(0, V2 = (3/5)V(2, V4 = (3/5)V(2,	e
selected using the LCD bias set command. $V_1 = (1/5)V_0$, $V_2 = (2/5)V_1$, $V_3 = (3/5)V_2$, $V_4 = (4/5)V_0$	
$\frac{1}{\sqrt{1-(1/3)}\sqrt{0}}, \sqrt{2-(2/3)}\sqrt{1}, \sqrt{3-(3/3)}\sqrt{2}, \sqrt{4-(4/3)}\sqrt{0}}$	1 1
9 C2- DC/DC voltage converter. Connect a capacitor between this termina	I and
10 DC/DC sectors accurate Connect a consistent between this terminal.	1
10 C2+ DC/DC voltage converter. Connect a capacitor between this termina	I and
11 DC/DC usite as converter. Connect a consister between this terminal	1 and
C1+ $DC/DC voltage converter. Connect a capacitor between this terminal$	i and
12 DC/DC voltage converter. Connect a capacitor between this termina	land
C1- C1- C1- C1- C1- the C1- terminal	i anu
13 DC/DC voltage converter Connect a canacitor between this termina	land
C3+ C3+ C3+ C3+ C3+	i anu
14 DC/DC voltage converter Connect a capacitor between this termina	land
VOUT VSS or VDD	i una
15 VSS Ground (0V).	
16 D7	
17 D6 This is an 8-bit bi-directional data bus that connects to an 8-bit or 16	j-bit
18 D5 standard MPU data bus.	
19 D4 When the serial interface is selected ($P/S = "L"$):	
20 D3 D7 : serial data input (SI) ; D6 : the serial clock input (SCL).	
21 D0 to D5 are set to high impedance.	
22 D1 When the chip select is not active, D0 to D7 are set to high impedan	ce.
23 D0	
• When connected to an 8080 MPU, this is active LOW.	
(E) This pin is connected to the /RD signal of the 8080 MPU, and the	e
/RD ST7565P series data bus is in an output status when this signal is "L	".
• When connected to a 6800 Series MPU, this is active HIGH.	
This is the 6800 Series MPU enable clock input terminal.	



MAR/2006

PAGE 8 OF 29

Table 3(b)

Pin No.	Symbol	Description
25	/WR	 When connected to an 8080 MPU, this is active LOW. (R/W) This terminal connects to the 8080 MPU /WR signal. The signals on the data bus are latched at the rising edge of the /WR signal. When connected to a 6800 Series MPU: This is the read/write control signal input terminal. When R/W = "H": Read. When R/W = "L": Write.
26	A0	This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or a command. A0= "H": Indicates that D6, D7 are display data. A0= "L": Indicates that D6, D7 are control data.
27	/RES	When /RES is set to "L," the settings are initialized. The reset operation is performed by the /RESB signal level.
28	/CS1	This is the chip select signal. When $/CS1 = "L"$ and $CS2 = "H,"$ then the chip select becomes active, and data/command I/O is enabled.

MAR/2006

PAGE 9 OF 29

4. Absolute Maximum Ratings

FindLCd

4.1 Electrical Maximum Ratings (Ta = 25 °C)

Table 4

Parameter	Symbol	Min.	Max.	Unit
Power Supply voltage (Logic)	VDD - VSS	-0.3	+5.0	V
Power Supply voltage (LCD drive)	V0, VOUT	-0.3	+18.0	V
	V1, V2, V3, V4	V0	+0.3	V



Note:

The modules may be destroyed if they are used beyond the absolute maximum ratings.

1. All voltage values are referenced to VSS = 0V.

2.Insure that the voltage levels of V1, V2, V3, and V4 are always such that

 $VOUT \ge V0 \ge V1 \ge V2 \ge V3 \ge V4.$



MAR/2006

PAGE 10 OF 29

Table 5

Item	Operating Temperature (Topr)		Storage Temperature (Tstg)		Remark
	Min.	Max.	Min.	Max.	
Ambient Temperature	-10°C	+60°C	-20°C	+70°C	Dry

5. Electrical Specifications

5.1 Typical Electrical Characteristics

At Ta = 25 °C, VDD = 3.0V±0.1V, VSS=0V.

Table 6

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (Logic)	VDD-VSS		2.9	3.0	3.1	V
Supply voltage (LCD)	VLCD	VDD =+3.0V,	5.2	5.4	5.6	V
	= V0-VSS	Note 1				
Input signal voltage	V _{IH}	"H" level	0.8VDD	-	VDD	V
for A0,/RD,/WR,D0D7, /CS1, /RES, C86 pins.	V _{IL}	"L" level	VSS	-	0.2VDD	V
Supply Current (Logic & LCD)	IDD	Note 1	_	0.4	0.6	mA

Note 1: There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.

MAR/2006

PAGE 11 OF 29

At Ta = -10° C To $+60^{\circ}$ C, VDD = $+3.0V\pm0.1V$, VSS = 0V. Refer to <u>Fig. 3</u>, the bus timing diagram for the 8080 series MPU.

FindLcd

Table 7

Item	Signal	Signal Symbol Condition		Rati	Unite	
item	Signai	Symbol	Condition	Min.	Max.	Units
Address hold time		tанв		0	_	
Address setup time	A0	taws		0	—	
System cycle time		tcyc8		240	—	
Enable L pulse width (WRITE)	WD	tccLw		80	—	
Enable H pulse width (WRITE)	WK	tсснw		80	—	
Enable L pulse width (READ)	PD	tcclr		140	—	Ns
Enable H pulse width (READ)	KD	tссня		80		
WRITE Data setup time		tos8		40	—	
WRITE Address hold time		tdнs		0	—	
READ access time	001007	tacc8	CL = 100 pF	_	70	
READ Output disable time		tонв	CL = 100 pF	5	50	





MAR/2006

PAGE 12 OF 29

Refer to Fig. 4, the bus timing diagram for the 6800 series MPU.

	<u>Table 8</u>	<u>}</u>				
Itom	Signal	Symbol	Condition	Rat	ing	Unite
Rein	Signai	Symbol	Condition	Min.	Max.	onits
Address hold time		tанб		0	—	
Address setup time	A0	taw6		0	—	
System cycle time		tcyc6		240	—	
Enable L pulse width (WRITE)	WD	tewlw		80	—	
Enable H pulse width (WRITE)		tewнw		80	—]
Enable L pulse width (READ)	PD	tewlr		80	—	ns
Enable H pulse width (READ)	KD	tewнr		140]
WRITE Data setup time		tos6		40	—	
WRITE Address hold time		tdнe		0	—	
READ access time		tacc6	CL = 100 pF	_	70	
READ Output disable time		tоне	CL = 100 pF	5	50	





MAR/2006

PAGE 13 OF 29

Refer to Fig. 5, the bus timing diagram for reset timing.



Figure 5: Reset Timing

Note: 1. All timing is specified with 20% and 80% of VDD as the standard.

2. The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

findlcd

FS-GP001-JCG12832A08-01 REV. A (FFPNNMNG-06-ST-NSC)

MAR/2006

PAGE 14 OF 29

<u>Table 10</u>

Command	Command Code										Eurotion	
Command	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	
(1) Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0 1	LCD display ON/OFF 0: OFF, 1: ON
(2) Display start line set	0	1	0	0	1	Di	ispla	ay st	art a	ddre	ss	Sets the display RAM display start line address
(3) Page address set	0	1	0	1	0	1	1	Pa	ige a	ddre	ess	Sets the display RAM page address
(4) Column address set	0	1	0	0	0	0	1	Mo	st si	gnifi	cant	Sets the most significant 4 bits of
Column address set lower bit	0	1	0	0	0	0	0	Lea	umn ast si umn	add ignif add	icant ress	Sets the least significant 4 bits of the display RAM column address.
(5) Status read	0	0	1		St	atus		0	0	0	0	Reads the status data
(6) Display data write	1	1	0			١	Writ	e da	ta			Writes to the display RAM
(7) Display data read	1	0	1			F	Rea	d da	ta			Reads from the display RAM
(8) ADC select	0	1	0	1	0	1	0	0	0	0	0 1	Sets the display RAM address SEG output correspondence 0: normal, 1: reverse
(9) Display normal/ reverse	0	1	0	1	0	1	0	0	1	1	0 1	Sets the LCD display normal/ reverse 0: normal, 1: reverse
(10) Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0 1	Display all points 0: normal display 1: all points ON
(11) LCD bias set	0	1	0	1	0	1	0	0	0	1	0 1	Sets the LCD drive voltage bias ratio 0: 1/9 bias, 1: 1/7 bias (ST7565P)
(12) Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	Column address increment At write: +1 At read: 0
(13) End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write
(14) Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset
(15) Common output mode select	0	1	0	1	1	0	0	0 1	*	*	*	Select COM output scan direction 0: normal direction 1: reverse direction
(16) Power control set	0	1	0	0	0	1	0	1	Op mo	berat ode	ing	Select internal power supply operating mode
(17) Vo voltage regulator internal resistor ratio	0	1	0	0	0	1	0	0	Re ra	esist atio	or	Select internal resistor ratio(Rb/Ra) mode
(18) Electronic volume mode set Electronic volume register set	0	1	0	1 0	0 0	0 Ele	0 ctro	0 nic v	0 volur	0 ne v	1 alue	Set the V₀ output voltage electronic volume register
(19) Static indicator ON/OFF	_			1	0	1	0	1	1	0	0	0: OFF, 1: ON
Static indicator register set	0	1	0	0	0	0	0	0	0	0	1 Mode	Set the flashing mode
(20) Booster ratio set	0	1	0	1 0	1 0	1 0	1 0	1 0	0 0	0 stej va	0 p-up lue	select booster ratio 00: 2x,3x,4x 01: 5x 11: 6x
(21) Power saver												Display OFF and display all points ON compound command
(22) NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation
(23) Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command

6. Quality Units



* 亮度值是 3 个测量点的平均值, 使用BM- The luminance is the averag luminance. Colorimeter The a	* 均匀性 Lvmin/Lvmax	* 亮度 Luminance	频谱半宽度 Spectral Line Half width	峰值波长 Peak wave length	反向电流 Reverse Current	正向电压 Forward Voltage	项目 Item S	电、光特性 ELECTRICAL-OF	贮存温度 Storage Temperature Rang	工作温度 Operating Temperature Ra	* 极限功耗 Power dissipation	反向电压 Reverse Voltage	* 脉冲驱动时极限正向电流 Peak forward current	* 极限直流正向电流 Absolute maximum forwar	项目 Item	 The Soldering Temperature The soldering point should 焊接温度 260°C±5°C, 焊接时间小于 3 焊接点应离产品实体大于 1.6 mm. 4. 极限参数 ABSOLUTE MAX 	UEMINI	NDMINIT
-7亮度色度仪视 e value of nerture is	65	Lv	ג∆ ג	λp	Ir	Vf 2.1	符号 最小 ymbol m :	PTICAL CH	œ	nge				d current		is 260±5°C be farther 3秒, 烙铁功率 IMUM RA	Techr	
测量,测量光l 3 points ø5 mm						9 3.2	h值 典型 in. ty	IARACTE	Tstg	Topr	Pd	Vr	Ifp 1 n	lfm	符号 Symbel	and Sold than 1.61 小于 30W. FINGS (除	nology	
≝ø5mm. 3, The mea					15	3.5	值 最大值 p. max.	RISTICS (除					msec 脉冲,1/ nsec Plus 10%		条件 Conditio	ering Time mm from bo 非特别说明,对	Co., Lt	
surement	*	cd/m ²	nm	nm	μA	mA	单位 Unit	非特别说明					10 占空比 Duty Cycle		ns	should be ody . ·境温度 Ta:		
instrumen	lf= 45	lf= 45	lf= 45	lf= 45	Vr= 3	lf= 45	测定条f Conditi	,环境温度 Ta=	-40~+80°C	-30~+70°C	75*3	З	60*3	20*3	值 Rating	e less than (=25°C. Unless		
t is BM	mA	mA	mA	mA	V	mA	中 m	25°C. Un	°	°C	mW	V	mA	mA	单位 Unit	3 sec,an specifie		
1 -7 Drawing No: P539W REV: S4							Around 3.0	less specified,The Ambient temperature Ta=25°C)	to the working temperature.	The product working current must not more than the 60 % of the Ifm or Ifp according	mA/"c for UC drive and -0.86*3 mA/"c for Pulse drive, the Power dissipation is -0.75*3 mW/"c.	must be derated, the Curent derating is-0.36*3	作品度条件 Ifm 或 Ifp 的 60 %. For operation above 25°C.The Ifm Ifp & Pd	功耗降低率是 -0.75*3 mW/°C.产品的工作电流不能大于对应工	* 当工作温度高于25°C 时, Ifm、Ifp 和 Pd 必须降低;电流降低率 是-0.36*3 mA/°c(直流驱动),或-0.86*3 mA/°c(脉冲驱动),	d soldering iron power should be less than 30W. ed,The Ambient temperature Ta=25°C)	LED BACKLIGHT FOR LCD DISPLAY	日期 Date: 2 of 3 2006-07-21

Ľ

102.44

0 -30 0 25 50 80 100 环境温度 Ta(°c) Ambient Temperature	Forward C 正向电流 IF(1 10 20	Gurrent mA)	 (1) 正向电流-周围温度 Forward Current VS. Ambient Temperrature 50 50 50 50 50 50 50 50 50 50 50 50 50 5	 This circuit diagram is a common ESI backlight application. LED ELECTRICAL CHARACTERISTICS 	Damaged LEDs will show some unusual characterist or the LEDs get unlighted at the low current. 在检 损坏(一般推荐1mA以下)损坏的LED呈现的特性:反向漏电流增大、正 7. RECOMMEND CONNECTION OF STATIC-:	* All devices, equipment and machinery must be I * Mhen inspecting own final products on which LE by static electricity or not. It is easy to find sta	 6. STATIC ELECTRICITY AND SURGE (静电、击穿) * Static electricity and surge will damage the LEDs (UL/IIIVI Technology Co	CENTRI
0 1 2 3 4 正向电压 Vf(V) Forward Voltage 图号: P539W 版本	Forward Cu 正向电流 IF(m	arrent A) 30 40	 X: 0.265-0.325 Protective Diode Y: 0.270-0.335 (2) 正向电流-正向电压特性 Forward Current VS. Forward Voltage 	D protection circuit for all super bright blue,white and green color LED AK9. 色度坐标 CHROMATICS COORDINATES	stics such as leak current remarkably increases, starting forward voltage becomes lower, 检查带有LED背光产品时,建议检验LED是否被静电损坏,在很低电流下通过点亮试验就能发现发光二极管(LED)被 E向电压偏低、低电流时不亮) ·ELECTRICITY RESISTANCE	ny of the second secon	s. It is recommended to use a wrist band or anti-electrostatic glove when handling the LEI $_{245}$	O., Ltd. LED BACKLIGHT FOR LCD DISPLAY	日期 Date: 3 of 3 2006-07-2