

DATA SHEET



GPC251A1

256KB Sound Controller

FEB. 23, 2006

Version 1.0

GENERALPLUS TECHNOLOGY INC. reserves the right to change this documentation without prior notice. Information provided by GENERALPLUS TECHNOLOGY INC. is believed to be accurate and reliable. However, GENERALPLUS TECHNOLOGY INC. makes no warranty for any errors which may appear in this document. Contact GENERALPLUS TECHNOLOGY INC. to obtain the latest version of device specifications before placing your order. No responsibility is assumed by GENERALPLUS TECHNOLOGY INC. for any infringement of patent or other rights of third parties which may result from its use. In addition, GENERALPLUS products are not authorized for use as critical components in life support devices/ systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of Generalplus.



Table of Contents

	<u>PAGE</u>
1. GENERAL DESCRIPTION	3
2. BLOCK DIAGRAM	3
3. FEATURES	3
4. APPLICATION FIELD	3
5. SIGNAL DESCRIPTIONS*	4
6. FUNCTIONAL DESCRIPTIONS	5
6.1. CPU	5
6.2. OSCILLATOR	5
6.3. MASK OPTION	5
6.4. ROM AREA	5
6.5. RAM AREA	5
6.6. VOLUME CONTROL FUNCTION	5
6.7. MAP OF MEMORY AND I/OS	5
6.8. I/O PORT CONFIGURATIONS*	5
6.9. TIMER/COUNTER	6
6.10. SPEECH AND MELODY	6
6.11. POWER SAVINGS MODE	7
6.12. LOW VOLTAGE RESET	7
7. ELECTRICAL SPECIFICATIONS	8
7.1. ABSOLUTE MAXIMUM RATINGS	8
7.2. AC CHARACTERISTICS ($T_A = 25^{\circ}\text{C}$)	8
7.3. DC CHARACTERISTICS ($V_{DD} = 3.0\text{V}$, $T_A = 25^{\circ}\text{C}$)	8
7.4. DC CHARACTERISTICS ($V_{DD} = 5.0\text{V}$, $T_A = 25^{\circ}\text{C}$)	9
7.5. THE RELATIONSHIP BETWEEN THE R_{OSC} AND THE F_{CPU}	9
7.5.1. $V_{DD} = 3.0\text{V}$, $T_A = 25^{\circ}\text{C}$	9
7.5.2. $V_{DD} = 4.5\text{V}$, $T_A = 25^{\circ}\text{C}$	9
8. APPLICATION CIRCUITS	10
8.1. APPLICATION CIRCUIT - (1)	10
8.2. APPLICATION CIRCUIT - (2)	11
8.3. APPLICATION CIRCUIT - (3)	12
8.4. APPLICATION CIRCUIT - (4)	13
9. PACKAGE/PAD LOCATIONS	14
9.1. PAD ASSIGNMENT	14
9.2. ORDERING INFORMATION	14
10. DISCLAIMER	15
11. REVISION HISTORY	16




256KB SOUND CONTROLLER

1. GENERAL DESCRIPTION

The GPC251A1 is a CPU based two-channel speech/melody synthesizer including CMOS 8-bit microprocessor with 69 instructions, 256K-byte ROM for speech and melody data (Speech is compressed by a 4-bit ADPCM with approx. 85 sec speech duration @ 6KHz sampling rate) and 128-byte working SRAM. It includes two Timer/Counters, 24 Software Selectable I/Os, and two 8-bit current outputs (D/A). For audio processing, melody and speech can be mixed into one output. It operates over a wide voltage range of 2.4V - 5.5V and includes Low Voltage Reset function. The Low Voltage Reset automatically resets when the working voltage is less than 2.2V. In addition, GPC251A1 has a Clock Stop mode for power savings. The power savings mode saves the RAM contents, but freezes the oscillator, causing all other chip functions to be inoperative. The Max. CPU clock frequency is 6.0MHz. It has an Instruction Cycle Rate of 2 clock cycles (min.) - 6 clock cycles (max.). The GPC251A1 includes not only the latest technology, but also the full commitment and technical support of Generalplus.

2. BLOCK DIAGRAM



3. FEATURES

- 8-bit microprocessor
- Provides 256K-byte ROM for program and audio data
- 128-byte working SRAM
- Software-based audio processing
- Wide operating voltage: 2.4V - 3.6 V @ 4.0MHz
3.6V - 5.5V @ 6.0MHz
- Supports Crystal Resonator or R_{OSC}
(with Mask option)
- Max. CPU clock: 4.0MHz @ 2.4V - 3.6V
6.0MHz @ 3.6V - 5.5V
- Standby mode (Clock Stop mode) for power savings.
Max. 2μA @ 5.0V
- 500ns instruction cycle time @ 4.0MHz CPU clock
- Provides 24 general I/Os
- Two 12-bit timer/counters
- 6 INT sources
- Key wake-up function
- Approx. 85 sec speech
@ 6KHz sampling rate with 4-bit ADPCM
- Two DA output
- Low Voltage Reset
- Volume control function

4. APPLICATION FIELD

- Intelligent education toys
Ex. Pattern to voice (animal, car, color, etc.)
Spelling (English or Chinese)
Math
- High end toy controller
- Talking instrument controller
- General speech synthesizer
- Industrial controller



5. SIGNAL DESCRIPTIONS*

Mnemonic	Pin No.	Type	Description
VDD	17	I	Power VDD
VSS	13, 14	I	Power VSS
XI	19	I	Oscillator crystal input or RESISTOR (Resistor should be connected to VDD)
XO	18	O	Oscillator crystal output
TEST	22	I	Test pin, NC
RESET	16	I	This pin is an active low reset for the chip.
AUD1	20	O	Audio output
AUD2	21		
IOB0	31	I/O	Port B is an 8-bit bi-directional Input / Output port with Pull-low or Open-drain option. As inputs, Port B can be in either the Pure or Pull-low states. As outputs, Port B can be either Buffer or Open-drain NMOS types (Sink current). **See note 1 and 2 below.
IOB1	32	I/O	
IOB2	33	I/O	
IOB3	1	I/O	
IOB4	2	I/O	
IOB5	3	I/O	
IOB6	4	I/O	
IOB7	5	I/O	
IOC0	15	I/O	Port C is an 8-bit bi-directional Input / Output port with Pull-high or Open-drain option. As inputs, Port C can be in either the Pure or Pull-high states. As outputs Port C can be a Buffer type or Open-drain type. Port C3 - 0 are Open-drain NMOS type (Sink current) and Port C7 - 4 are Open-drain PMOS (Send current). IOC0: Serial programming Data IOC1: Also selectable as an external interrupt PIN IOC2: EXT COUNT IN **See note 1 and 2 below.
IOC1	12	I/O	
IOC2	11	I/O	
IOC3	10	I/O	
IOC4	9	I/O	
IOC5	8	I/O	
IOC6	7	I/O	
IOC7	6	I/O	
IOD0	30	I/O	Port D is an 8-bit bi-directional programmable Input / Output port with Pull-low or Open-drain option. As inputs, Port D can be either Pure or Pull-low states. As outputs, Port D can be either Buffer or Open-drain PMOS (send current). Also, Port D can be software programmed for wake-up I/O pins. (Key Change, Wake-up I/O). **See note 1 and 2 below.
IOD1	29	I/O	
IOD2	28	I/O	
IOD3	27	I/O	
IOD4	26	I/O	
IOD5	25	I/O	
IOD6	24	I/O	
IOD7	23	I/O	

* Refer to GPC Programming Guide for complete information.

**Note: 1.) Two input states can be specified; Pure Input, Pull-High or Pull Low.

2.) Three output states can be specified as Buffer output, Open Drain PMOS output (send), or Open Drain NMOS output <sink>.




6. FUNCTIONAL DESCRIPTIONS

6.1. CPU

The 8-bit microprocessor of GPC251A1 is a high performance processor equipped with Accumulator, Program Counter, X Register, Stack pointer and Processor Status Register (this is the same as the 6502 instruction structure). GPC251A1 is able to perform with 6.0MHz (max.) depending on the application specifications.

6.2. Oscillator

The GPC251A1 supports AT-cut parallel resonant oscillated Crystal / Resonator or RC Oscillator or external clock sources by mask option (select one from those three types). The design of application circuit should follow the vendors' specifications or recommendations. The diagrams listed below are typical X'TAL/ROSC circuits for most applications:



6.3. Mask Option

The GPC251A1 has the following mask option:

- Supports Crystal Resonator or R_{osc} (with mask option).

6.4. ROM Area

The GPC251A1 provides a 256K-byte ROM that can be defined as the program area, audio data area, or both. To access ROM, users should program the BANK SELECT Register; choose bank, and access address to fetch data.

6.5. RAM Area

The GPC251A1 total RAM consists of 128 bytes (including Stack) at locations from \$80 through \$FF.

6.6. Volume Control Function

The GPC251A1 contains a volume control function that provides an 8-step volume controller to control current D/A output. A volume control function selector (Enable/Disable) register and controller register is provided.

6.7. Map of Memory and I/Os

*I/O PORT:

- PORT IOA \$0002
- IOB \$0003
- IOC \$0004
- IOD \$0005
- I/O CONFIG \$0000
- \$0001

*NMI SOURCE:

- INTA (from TIMER A)

*INT SOURCE:


- INTA (from TIMER A)
- INTB (from TIMER B)
- CPU CLK / 1024
- CPU CLK / 8192
- CPU CLK / 65536
- EXT INT

*MEMORY MAP (From ROM view)


\$00000	HW register, I/Os
\$00080	USER RAM and STACK
\$00100	UNUSED
\$00200	GENERALPLUS TEST PROGRAM
\$00600	USER'S PROGRAM & DATA AREA ROM BANK #0
\$08000	ROM BANK #1
\$10000	ROM BANK #2
\$18000	ROM BANK #3
\$1FFFF \$20000	ROM BANK #4
\$38000	ROM BANK #7
\$3FFFF	

6.8. I/O Port Configurations*

Input/Output IOB port : IOB3 - 0




Input/Output IOB port : IOB7 - 4







Input/Output IOC port : IOC3 - 0




Input/Output IOC port : IOC7 - 4



Input/Output IOD port : IOD3 - 0



Input/Output IOD port : IOD7 - 4



6.9. Timer/Counter

The GPC251A1 contains two 12-bit timer/counters, TMA and TMB respectively. TMA can be specified as a timer or a counter, but TMB can only be used as a timer. In the timer mode, TMA and TMB are re-loaded up-counters. When timer overflows from \$0FFF to \$0000, the carry signal will make the timer automatically reload to the user's pre-set value and be up-counted again. At the same time, the carry signal will generate the INT signal if the corresponding bit is enabled in the INT ENABLE Register. If TMA is specified as a counter, users can reset by loading #0 into the counter. After the counter has been activated, the value of the counter can also be read from the counters at the same time. The read instruction will not affect the value of the counter or reset it.

Clock source of Timer/Counter can be selected as follows:

Timer/Counter		Clock Source
TMA	12-BIT TIMER	CPU CLOCK (T) or T/4
	12-BIT COUNTER	T/64, T/8192, T/65536 or EXT CLK
TMB	12-BIT TIMER	T or T/4
MODE SELECT REGISTER		TMA only, select timer or counter
TIMER CLOCK SELECTOR		Select T or T/4

6.10. Speech and Melody

Since the GPC251A1 provides a large ROM and wide range of CPU operation speeds, it is most suitable for speech and melody synthesis.

For speech synthesis, the GPC251A1 can provide NMI for accurate sampling frequency. Users can record or synthesize the sound and digitize it into the ROM. The sound data can be played back in the sequence of the control functions as designed by the user's program. Several algorithms are recommended for high fidelity and compression of sound including PCM, LOG PCM, and ADPCM.

For melody synthesis, the GPC251A1 provides the dual tone mode. After selecting the dual tone mode, users only need to fill either TMA or TMB, or both TMA and TMB to generate expected frequency for each channel. The hardware will toggle the tone wave automatically without entering into an interrupt service routine. Users are able to simulate musical instruments or sound effects by simply controlling the envelope of tone output.

*Values shown are for VDD = 5.0V test conditions only.



6.11. Power Savings Mode

The GPC251A1 provides a power savings mode (Standby mode) for those applications that require very low stand-by current. To enter standby mode, the Wake-Up Register should be enabled and then stop the CPU clock by writing the STOP CLOCK Register. The CPU will then go to the stand-by mode. In such a mode, RAM and I/Os will remain in their previous states until being

awakened. Port IOD7-0 is the only wake-up source in the GPC251A1. After the GPC251A1 is awakened, the internal CPU will go to the RESET State ($T_w \geq 65536 \times T_1$) and then continue processing the program. Wakeup Reset will not affect RAM or I/Os (See FIG.1).





FIG. 1

$$T_1 = 1 / (F_{CPU}), T_w \geq 65536 \times T_1$$

6.12. Low Voltage Reset

The GPC251A1 includes a Low Voltage Reset (LVR) function. Below the minimum power-supply voltage of 2.2V, the CPU system will become unstable and malfunction. Low Voltage

Reset will reset all functions into the initial operational (stable) state if the VDD power-supply voltage drops below 2.2V (FIG.2).



(The LVR function is the same as Power ON Reset or External Reset.)

FIG. 2



7. ELECTRICAL SPECIFICATIONS

7.1. Absolute Maximum Ratings

Characteristics	Symbol	Ratings
DC Supply Voltage	V_+	< 7.0V
Input Voltage Range	V_{IN}	-0.5V to $V_+ + 0.5V$
Operating Temperature	T_A	0°C to +60°C
Storage Temperature	T_{STO}	-50°C to +150°C

Note: Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

7.2. AC Characteristics ($T_A = 25^\circ\text{C}$)

Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
CPU Clock	F_{CPU}	-	2.0	4.0	MHz	VDD = 2.4V - 3.6V, 2-battery
		-	4.0	6.0	MHz	VDD = 3.6V - 5.5V, 3-battery

7.3. DC Characteristics (VDD = 3.0V, $T_A = 25^\circ\text{C}$)


Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
Operating Voltage	VDD	2.4	-	3.6	V	For 2-battery
Operating Current	I_{OP}	-	1.5	2.0	mA	$F_{CPU} = 3.0\text{MHz}$ @ 3.0V, no load
Standby Current	I_{STBY}	-	-	2.0	μA	VDD = 3.0V
Audio output current	I_{AUD}	-	-1.5	-	mA	VDD = 3.0V, one-channel
Input High Level	V_{IH}	2.0	-	-	V	VDD = 3.0V
Input Low Level	V_{IL}	-	-	0.8	V	VDD = 3.0V
Output High I IOB, IOC, IOD	I_{OH}	-1.0	-	-	mA	VDD = 3.0V $V_{OH} = 2.0V$
Output Sink I IOB, IOC, IOD	I_{OL}	2.0	-	-	mA	VDD = 3.0V $V_{OL} = 0.8V$
Input Resistor IOB, IOD	R_{IN}	-	90	-	Kohm	Pull Low VDD = 3.0V




7.4. DC Characteristics (VDD = 5.0V, T_A = 25°C)

Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
Operating Voltage	VDD	3.6	-	5.5	V	For 3-battery
Operating Current	I _{OP}	-	4.0	5.0	mA	F _{CPU} = 4.0MHz @ 5.0V, no load
Standby Current	I _{STBY}	-	-	2.0	μA	VDD = 5.0V
Audio output current	I _{AUD}	-	-3.0	-	mA	VDD = 5.0V, one-channel
Input High Level	V _{IH}	3.0	-	-	V	VDD = 5.0V
Input Low Level	V _{IL}	-	-	0.8	V	VDD = 5.0V
Output High I IOB, IOC, IOD	I _{OH}	-1.0	-	-	mA	VDD = 5.0V V _{OH} = 4.2V
Output Sink I IOB, IOC, IOD	I _{OL}	4.0	-	-	mA	VDD = 5.0V V _{OL} = 0.8V
Input Resistor IOB, IOD	R _{IN}	-	45	-	Kohm	Pull Low VDD = 5.0V


7.5. The Relationship between the R_{OSC} and the F_{CPU}



7.5.2. VDD= 4.5V, T_A = 25°C




7.5.1. VDD= 3.0V, T_A = 25°C





8. APPLICATION CIRCUITS

8.1. Application Circuit - (1)




GPC251A1 Application circuit(for ROSC)




8.2. Application Circuit - (2)

GPC251A1 Application circuit(for ROSC)






8.3. Application Circuit - (3)



GPC251A1 Application circuit(for XTAL)



8.4. Application Circuit - (4)




GPC251A1 Application circuit(for XTAL)



9. PACKAGE/PAD LOCATIONS

9.1. PAD Assignment



This IC substrate should be connected to VSS

Note1: To ensure that the IC functions properly, bond VDD and VSS pins.

Note2: The 0.1μF capacitor between VDD and VSS should be placed to IC as close as possible.

9.2. Ordering Information

Product Number	Package Type
GPC251A1-NnnV-C	Chip form

Note1: Code number is assigned for customer.

Note2: Code number (N = A - Z or 0 - 9, nn = 00 - 99); version (V = A - Z).



10. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Generalplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. GENERALPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, GENERALPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. GENERALPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by GENERALPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.



11. REVISION HISTORY

Date	Revision #	Description	Page
FEB. 23, 2006	1.0	Original Note: The GPC251A1 data sheet v1.0 is a continued version of SPC251A1 data sheet v1.3.	16