



GPL169251A

16-bit LCD Controller with 2368 Dots Driver and USB Interface

Dec. 19, 2013

Version 1.3

Table of Contents


	<u>PAGE</u>
1. GENERAL DESCRIPTION	3
2. BLOCK DIAGRAM	3
3. FEATURES	3
4. APPLICATION FIELD	3
5. SIGNAL DESCRIPTIONS	4
5.1. PAD ASSIGNMENT	6
5.2. PIN MAP	7
6. FUNCTIONAL DESCRIPTIONS	8
6.1. CPU	8
6.2. MEMORY	8
6.3. PLL, CLOCK, POWER MODE	8
6.4. POWER SAVING MODE	8
6.5. LCD CONTROLLER	8
6.6. USB DEVICE FUNCTION	9
6.7. LOW VOLTAGE DETECTION AND LOW VOLTAGE RESET	9
6.8. INTERRUPT	9
6.9. I/O	9
6.10. ADC (ANALOG TO DIGITAL CONVERTER)	10
6.11. DAC	10
6.12. TIMER/COUNTER	10
6.13. POWER SAVING, WAKEUP AND WATCHDOG	11
6.14. UART	11
6.15. SERIAL PERIPHERAL INTERFACE(SPI)	12
6.16. AUDIO ALGORITHM	12
7. ELECTRICAL SPECIFICATIONS	13
7.1. ABSOLUTE MAXIMUM RATINGS	13
7.2. DC CHARACTERISTICS (T _A = 25°C)	13
8. APPLICATION CIRCUITS	15
8.1. APPLICATION CIRCUIT - (1)	15
9. PACKAGE/ORDERING INFORMATION	16
9.1. ORDERING INFORMATION	16
9.2. PACKAGE INFORMATION	16
10. DISCLAIMER	18
11. REVISION HISTORY	19

16-BIT LCD CONTROLLER WITH 2368 DOTS DRIVER AND USB INTERFACE

1. GENERAL DESCRIPTION

The GPL169251A, a 16-bit architecture LCD controller product, carries the Sunplus' newest 16-bit microprocessor, $\mu'nSP$ (pronounced as *micro-n-SP*) and also has LCD driver built-in. The high processing speed assures the $\mu'nSP^{\text{TM}}$ is capable of handling complex digital signal processes easily and rapidly. The GPL169251A is applicable to the areas of digital sound processing. In addition, Liquid Crystal Display (LCD) capability strengthens the GPL169251A to be used in variety of visual applications. The memory capacity includes 4K-word SRAM for system usage and 592-word SRAM for LCD frame buffer and 256K-word flash. The GPL169251A offers the single-chip solution with built-in driver in which the resolution can be up to 32 x 74. The USB device function is also supported to provide high-speed interface. Other features include 8 programmable multi-functional I/Os, three 16-bit timers/counters, 32768Hz Real Time Clock, Low Voltage Reset/Detection and many others.

2. BLOCK DIAGRAM



NOTE: PB[2:0] shared with VMIC/ADINA/ADINB; PC[15:0] shared with COM[31:16]; PD[9:0] shared with COM[73:64]

3. FEATURES

- Built-in 16-bit $\mu'nSP$ 1.3 microprocessor
 - 256K-word flash
 - 4K-word SRAM
 - 592-word SRAM for LCD frame buffer
 - CPU clock: Max. 48MHz
 - 19 INT sources can be selected as IRQ or FIQ
- Three power saving modes:
 - Standby mode/Halt mode/Wait mode
 - Max. 20 μ A @ 3.6V in Standby mode
 - Max. 30 μ A @ 3.6V in Halt mode(without LCD display)
 - Max. 180 μ A @ 3.6V in Halt mode(with mono LCD display)
 - Max. 2mA @ 3.6V in Wait mode
- Supports USB 2.0 full-speed (12MHz) compliant device with built-in transceiver
- Programmable LCD driver
 - Up to 74 segments, up to 32 commons, maximum 2368 dots
 - Unused commons and segments can be set as I/O
 - 1/3~1/7 bias, 1/4, 1/6, 1/8, 1/12, 1/16, 1/18, 1/32 duty
 - Adjustable LCD voltage (32 level)
 - 592 words dedicated LCD RAM
 - Selectable black/white or 16-gray display
- Built-in 12-bit ADC with AGC
- Asynchronous serial interface (UART)
- Supports SPI interface
- Three 16-bit timers/counters
- Two-channel 16-bit DAC audio outputs
- Maximum up to 37 general I/Os (8 dedicate I/Os, 29 shared with commons/segments)
- Key wakeup/interrupt function
- PLL feature for system clock
- 32768Hz Real Time Clock (RTC)
- Low voltage reset and low voltage detection
- Watchdog, system bus/address error reset
- Software-based audio processing

4. APPLICATION FIELD

- Advanced educational toys or ELAs
- Handheld LCD game with sound synthesizer

5. SIGNAL DESCRIPTIONS

Mnemonic	Pin No.	LQFP216 Pin No.	Type	Description
SEG[15:0]	156-131	191-176	O	LCD driver segment output Can be shared with key scan port
SEG[47:16]	17-2, 172-157	22-7, 207-192	O	LCD driver segment output
SEG[63:48]	33-18	38-23	O	LCD driver segment output
SEG[73:64]	34-43	48-39	O	LCD driver segment output SEG[73:64] also shared pins with PD[9:0]
COM[31:0]	47-78	67-98	O	LCD driver common output COM[31:16] also shared pins with PC[15:0]
IOA[7:0]	79-82, 118-121	99-102, 150-153	I/O	IOA[7:0]: bi-directional I/O ports IOA[7:0] can be software programmed to wakeup I/O pins and key strobe inputs IOA[7] can be selected as Timer clock input or external interrupt input IOA[6] can be selected as Timer input/output of CCP function IOA[5:4] can be selected as UART RX/TX pins IOA[3:1] can be selected as SPI interface signals SCK/SDO/SDI
RESETB	127	172	I	External reset pin
X6MON	130	175	I	This pin will control the ON/OFF of the 6MHz crystal and must be connected as VDD or GND.
ICECLK	129	174	I	ICE clock input pin
ICESDA	128	173	I/O	ICE data pin
AUDA	84	116	O	Audio DAC output
AUDB	87	119	O	Audio DAC output
X32I	114	146	I	32768Hz crystal input
X32O	115	147	O	32768Hz crystal output
TEST	126	171	I	Test pin
CAP1P, CAP1N	99, 100	131, 132	P	LCD voltage generation. Charge pump capacitor interconnection pins
CAP2P, CAP2N	102, 101	134, 133	P	LCD voltage generation. Charge pump capacitor interconnection pins
VPP	103	135	P	LCD voltage generation
VLCD	104	136	P	VLCD highest voltage
V1	108	140	P	LCD bias voltage
V2	107	139	P	LCD bias voltage
V3	106	138	P	LCD bias voltage
V4	105	137	P	LCD bias voltage
VDDIO_33	46, 173	66, 208	P	Power supply voltage input
VSSIO	1, 45	209, 65	P	Ground reference
VDDANA_33	110	142	P	Power supply voltage input for analog circuit
VSSANA	109	141	P	Ground reference for analog circuit
VDDAUD_33	83	115	P	Power supply voltage input for DAC
VSSAUD	86	118	P	Ground reference for DAC
VDDC_33	111	143	P	Power supply voltage input for core
VSSC	113	145	P	Ground reference for core
VDDO_25	112	144	O	Regulator output voltage for core
AVREF_DAC	85	117	O	DAC reference voltage pin
MICP	93	125	A	Microphone differential input (positive)

Mnemonic	Pin No.	LQFP216 Pin No.	Type	Description
MICN	92	124	A	Microphone differential input (negative)
VMIC	98	130	I/O	Output VDDADC when microphone enabled or used as GPIO VMIC also shared pins with PB[2]
MICOUT	91	123	A	Microphone 1 st amplifier output
OPI	90	122	A	Microphone 2 nd amplifier input
AGC	89	121	A	AGC control pin
VADREF	94	126	A	ADC reference pin
ADINA	95	127	A/I	ADC input ADINA also shared pins with PB[1]
ADINB	96	128	A/I	ADC input ADINB also shared pins with PB[0]
VDDADC_33	97	129	P	Power supply voltage input for ADC
VSSADC	88	120	P	Ground reference for ADC
X6MI	117	149	I	6MHz crystal input or RC filter connection for PLL
X6MO	116	148	O	6MHz crystal output
DP	123	155	I/O	DP pin of USBPHY
DN	124	169	I/O	DN pin of USBPHY
VDDUSB_33	122	154	P	Power supply voltage input for USB
VSSUSB	125	170	P	Ground reference for USB
NC	44, 132, 134, 136, 138-139, 141, 143, 145-146, 148			Unused pin for user

Legend: I = Input, O = Output, P = Power

Total 163 pins


5.1. Pad Assignment

1	VSSIO_33	173	VDDIO_33	174	SEG31	175	SEG30	176	SEG29	177	SEG28	178	SEG27	179	SEG26	180	SEG25	181	SEG24	182	SEG23	183	SEG22	184	SEG21	185	SEG20	186	SEG19	187	SEG18	188	SEG17	189	SEG16	190	SEG15	191	SEG14	192	SEG13	193	SEG12	194	SEG11	195	SEG10	196	SEG9	197	SEG8	198	SEG7	199	SEG6	200	SEG5	201	SEG4	202	SEG3	203	SEG2	204	SEG1	205	X6MDN	206	X6MDN	207	ICECLK	208	ICESDA	209	RESETB	210	TEST	211	VSSUSB	212	DN		
2	SEG32	213	SEG33	214	SEG34	215	SEG35	216	SEG36	217	SEG37	218	SEG38	219	SEG39	220	SEG40	221	SEG41	222	SEG42	223	SEG43	224	SEG44	225	SEG45	226	SEG46	227	SEG47	228	SEG48	229	SEG49	230	SEG50	231	SEG51	232	SEG52	233	SEG53	234	SEG54	235	SEG55	236	SEG56	237	SEG57	238	SEG58	239	SEG59	240	SEG60	241	SEG61	242	SEG62	243	SEG63	244	SEG64	245	SEG65	246	SEG66	247	SEG67	248	SEG68	249	SEG69	250	SEG70	251	SEG71	252	SEG72	253	SEG73
254	DP	255	VDDUSB_33	256	IOA0	257	IOA1	258	IOA2	259	IOA3	260	X6MI	261	X6MO	262	X320	263	X321	264	VSSC	265	VDDQ_25	266	VDDC_33	267	VDDANA_33	268	VSSANA	269	V1	270	V2	271	V3	272	V4	273	VLCD	274	VPP	275	CAP2P	276	CAP2N	277	CAP1N	278	CAP1P	279	VMIC	280	VDDADC_33	281	ADINB	282	ADINA	283	VADREF	284	MICP	285	MICN	286	MICOUT	287	OPI	288	AGC	289	VSSADC	290	AUDB	291	VSSAUD	292	AVREF_DAC	293	AUDA	294	VDDAUD_33		
295	NC	296	VSSIO	297	COM31	298	COM30	299	COM29	300	COM28	301	COM27	302	COM26	303	COM25	304	COM24	305	COM23	306	COM22	307	COM21	308	COM20	309	COM19	310	COM18	311	COM17	312	COM16	313	COM15	314	COM14	315	COM13	316	COM12	317	COM11	318	COM10	319	COM9	320	COM8	321	COM7	322	COM6	323	COM5	324	COM4	325	COM3	326	COM2	327	COM1	328	IOA7	329	IOA6	330	IOA5	331	IOA4										
332	NC	333	VSSIO	334	COM31	335	COM30	336	COM29	337	COM28	338	COM27	339	COM26	340	COM25	341	COM24	342	COM23	343	COM22	344	COM21	345	COM20	346	COM19	347	COM18	348	COM17	349	COM16	350	COM15	351	COM14	352	COM13	353	COM12	354	COM11	355	COM10	356	COM9	357	COM8	358	COM7	359	COM6	360	COM5	361	COM4	362	COM3	363	COM2	364	COM1	365	IOA7	366	IOA6	367	IOA5	368	IOA4										

GPL169251A

Note1: To ensure the IC functions properly, please bond all of VDD and VSS pins.
Note2: The 0.1μF capacitor between VDD and VSS should be placed to IC as close as possible.

5.2. Pin Map




6. FUNCTIONAL DESCRIPTIONS

6.1. CPU

The GPL169251A is equipped with a 16-bit $\mu'nSP^{\text{TM}}$, the newest 16-bit microprocessor by SUNPLUS and pronounced as *micro-n-SP*. Eight registers are involved in $\mu'nSP^{\text{TM}}$: R1 ~ R4 (General-purpose registers), PC (Program Counter), SP (Stack Pointer), Base Pointer (BP) and SR (Segment Register). The new version of $\mu'nSP^{\text{TM}}$ 1.3 contains four secondary registers and supports many DSP functions and bit-operation instructions.

The interrupts include three FIQs (Fast Interrupt Request) and eight IRQs (Interrupt Request), plus one software-interrupt, BREAK. Moreover, a high performance hardware multiplier with the capability of FIR filter is also built in to reduce the software multiplication loading. Besides, nested IRQ is also supported.



6.2. Memory

The GPL169251A contains 4KW SRAM, and also 592W dual-port SRAM dedicated to support LCD display. The frame buffer is capable of supporting maximum 32 x 74 16-gray display.

6.3. PLL, Clock, Power Mode

6.3.1. PLL (Phase Lock Loop)

There are two PLLs built in GPL169251A to provide system clock. If the USB function is enable, the 6MHz crystal must be connected to provide the accurate 48MHz system clock and the slow PLL can be disabled. The slow PLL generates the 5.997MHz clock from 32768Hz crystal and can be the clock source of the fast PLL.

6.3.1.1. System clock

Basically, the system clock is provided by PLL to determine the system clock frequency. The clock source could be selected from 6MHz crystal or 32KHz crystal. The default CPU clock is around 6MHz after reset. The CPU clock can be adjusted to desired CPU clock by software.

6.3.1.2. 32768Hz RTC

The RTC, Real Time Clock, is normally used in watch, clock or other time related products. A 2Hz-RTC (0.5 seconds) function is featured in GPL169251A. The RTC counts the timing as well as to wake CPU up whenever RTC occurs. The timing can be traced by number of RTC occurrence. In addition, GPL169251A supports 32768Hz oscillator in strong mode and auto mode. In strong mode, 32768Hz OSC always runs at the highest power consumption. In auto mode, however, it runs in strong mode for the first 7.5 seconds and switches back to weak mode automatically to save powers.

6.4. Power Saving Mode

The GPL169251A features three power saving modes: WAIT mode, HALT mode, and STANDBY mode.

	Wait	Halt	Standby
CPU	OFF	OFF	OFF
PLL	ON	OFF	OFF
RTC	ON	ON	OFF

6.4.1. Wait mode

In WAIT mode, only CPU is disabled. The PLL and RTC are still active to keep LCD display function. After GPL169251A is awakened from wait mode, the CPU will continue to execute the program from the previous state.

6.4.2. Halt mode

In HALT mode, both CPU and PLL are OFF and only RTC is keeping active. After GPL169251A is awakened form Halt mode, the CPU will execute the program from reset state.

6.4.3. Standby mode


While in STANDBY mode, all modules are OFF to have the lowest power consumption. In such mode, RAM and I/Os remain in the previous states till CPU being awakened. The wakeup sources in GPL169251A can be IOA/IOB/IOC/IOD. After GPL169251A is awakened from standby mode, the CPU will execute the program from reset state.

6.5. LCD Controller

The GPL169251A contains a powerful LCD controller, which can supports up to 16 gray levels for monochrome STN. With built-in LCD driver function, GPL169251A provides a single-chip solution, which supports maximum resolution to 32x74 with 16 gray levels.

6.5.1. LCD Voltage Generation

To achieve highly integrated circuit and save external components as possible, the GPL169251A has built-in charge pump circuit and operational amplifiers to generate LCD's bias voltages VLCD, V4, V3, V2 and V1. The charge pump circuit can generate VPP approx. to 8V. With VPP as power source, an operational amplifier is further to provide LCD panel's power supply, VLCD. The level of VLCD can be adjusted by software. It is suggested that VLCD must be higher than VDD by 0.7V; otherwise, abnormal function will occur.



6.6. USB Device Function

The GPL169251A provides the device function which is compatible with USB 2.0 full-speed standard. An USB transceiver is also built-in. There are five SRAMs in which sizes are 64x8 for data transfer. The DMA is also supported for bulk-in and bulk-out transfer to maximize the transfer performance.

Supports USB 2.0 full-speed (12MHz) compliant device with built-in transceiver.

6.7. Low Voltage Detection and Low Voltage Reset

6.7.1. Low Voltage Detection (LVD)

The Low Voltage Detection (LVD) reports the circumstance of present voltage. There are four LVD levels to be selected: 2.2V, 2.4V, 2.6V and 2.8V. Those levels can be programmed via 0x7009 (W). As an example, suppose LVD 2.8V is given. When voltage drops below 2.8V, the b15 of 0x7009 is read as HIGH. In such state, program can be designed to react this condition.

6.7.2. Low Voltage Reset (LVR)

In addition to the LVD, the GPL169251A offers another important feature, Low Voltage Reset (LVR). The level of LVR voltage is 2.4V. The LVR detects whether the power input of regulator is below the voltage. With the LVR function, a reset signal is generated to reset system when the operating voltage drops below pre-determined voltage for four consecutive clock cycles. Without LVR, the CPU becomes unstable and malfunctions when the operating voltage drops below 2.4V. Using LVR, it will reset all functions to the initial operational (stable) states when the voltage drops below 2.4V. A LVR timing diagram is given as follows:


6.8. Interrupt

The GPL169251A has 19 interrupt sources. Some of the interrupt sources could be programmed as FIQ (Fast Interrupt Request) or IRQ (Interrupt Request) individually. The priority of FIQ is higher than IRQ. FIQ is the high-priority interrupt while IRQ is the low-priority one. When IRQ and FIQ happen simultaneous, IRQ has the lower priority than FIQ. So do IRQ7~IRQ0. IRQ7 is the lowest priority interrupt.

Interrupt Source	Interrupt Group	Priority
Audio ChannelA	FIQ/IRQ0	Highest
Audio ChannelB	FIQ/IRQ0	Highest
EXT1	FIQ/IRQ2	High
USB	FIQ/IRQ3	High
DMA	FIQ/IRQ3	High
UART	FIQ/IRQ3	High
SPI	FIQ/IRQ3	High
TimerC	FIQ/IRQ4	High
TimerB	FIQ/IRQ4	High
TimerA	FIQ/IRQ4	High
LCD Frame Pulse	FIQ/IRQ5	High
Key Change	FIQ/IRQ5	High
LVD	FIQ/IRQ6	High
Schedule	IRQ6	Low
Time Base C	IRQ6	Low
Time Base B	IRQ7	Lowest
Time Base A	IRQ7	Lowest
Alarm	IRQ7	Lowest
RTC	IRQ7	Lowest

6.9. I/O

Maximum four I/O ports are provided in GPL169251A: IOA, IOB, IOC and IOD. In addition to regular IO function, all the I/Os are shared with special function pins. The following diagram is an I/O schematic.



Although data can be written into the same register through Port_Data and Port_Buffer, they can be read from different places, Buffer (R) and Data (R). The IOA is software programmable for key wakeup capability. To activate key wakeup function, latch data on PORT_IOA_RL and enable the key wakeup function. Wakeup is triggered when the IOA state is different from at the time latched.

6.10. ADC (Analog to Digital Converter)

The GPL169251A has three 12-bit A/D (Analog to Digital Converter) channels; one is the microphone input channel and two are line-in channels. The function of an A/D converter is to convert analog quality signal, e.g. a voltage, into a digital word. Or convert from an input source which can be line-in from ADINA/ADINB or microphone input through amplifier and AGC controller. The MIC amplifier circuit is capable of reducing common mode noise by transmitting signals through MIC's fully differential input. Moreover, an external resistor can be applied to adjust microphone gain and time of AGC operating. The AD needs to select source of line-in before conversion. The ADC chooses internal power (=AVDD) as top reference voltage.

6.11. DAC

The GPL169251A features two 16-bit DACs and therefore superior sound effect can be generated with less distortion.

6.12. Timer/Counter

The GPL169251A has three 16-bit timers/counters: TimerA, TimerB and TimerC. The clock source of TimerA comes from the combination of clock source A and clock source B. In TimerB and TimerC, the clock source is given from source C. When timer overflows, an INT signal is sent to CPU to generate a time-out signal.

Clock of Source A	Clock of Source B	Clock of Source C
SYSClk/2	2048Hz	SYSClk/2
SYSClk/256	1024Hz	SYSClk/256
32768Hz	256Hz	32768Hz

Clock of Source A	Clock of Source B	Clock of Source C
8192Hz	TMBB	8192Hz
4096Hz	TMBA	4096Hz
1	0	1
TimerB overflow	1	0
EXTA	0	EXTA
PWM service rate		PWM service rate

TimerA and TimerB can operate in timer mode, counter mode, capture mode, compare mode and PWM mode. TimerC can operate in timer mode and counter mode.

6.12.1. Timer mode

Initially, write a value of N into a timer and select a desired clock source, timer will start counting from N, N+1, N+2..., through FFFF. An INT (TimerA/ TimerB/ TimerC) signal is generated at the next clock after reaching "FFFF" and the INT signal is transmitted to INT controller for further processing. At the same time, N will be reloaded into timer and start all over again. The clock source A is a high frequency source and in contrast, clock source B is a low frequency source. The combination of clock source A and B forms a variety of speeds to TimerA. A "1" represents pass signal and not gating. In contrast, "0" indicates deactivating timer.

6.12.2. Counter mode

The EXTA is the external clock source (shared with IOA[7]). The external clock source can be divided by 1, 4 or 16 pre-scaler divider and capable of selecting clock edge.

6.12.3. Capture mode

In capture mode, the content of timer/counter is stored in register at the selected edge of pins CCP (special function of IOA[6]) by the selected rate. It can be used to detect the pulse width of CCP.

6.12.4. Comparison mode

In comparison mode, CCP will be programmed as output automatically. The initial value is loaded from pre-load register and after count to the pre-set value, hardware will set or clear CCP or leave it unaffected. When timer/counter overflows, initial value will not be reloaded but interrupt flag will be generated.

6.12.5. PWM mode


In PWM mode, the operation is similar to comparison mode except that the initial value will be reloaded whenever timer/counter overflow is.

Generally, the clock source A and C are fast clock sources and source B comes from RTC system (32768Hz). Therefore, clock source B can be utilized as a precise counter for time tracking, e.g., the 2Hz clock can be used for real time tracking application.

6.12.6. Timebase

Timebase, generated by 32768Hz, is a combination of frequency selections. The outputs of timebase module are named TMBA,

- 1). Power saving: In GPL169251A, CPU has three power saving mode, Wait/Halt/Standby mode. After reset, IC starts running until a power saving signal occurs.
- 2). Wakeup: If any interrupt occurs, GPL169251A is awakened.
- 3). The following diagram shows the three conditions:



Note1: When GPL169251A enters Wait mode, any interrupt will wake up GPL169251A. After GPL169251A is awakened, CPU continues to execute next instruction.

Note2: When GPL169251A enters Halt or Standby mode, any interrupt will wake GPL169251A. After GPL169251A is awakened, CPU will be reset to initial state.

TMBB, and TMBC. TMBA and TMBB can be clock source for TimerA (clock source B). The TMBA and TMBB are the sources for Interrupt (IRQ7) whereas TMBC is the source for interrupt (IRQ6).

TMBC	TMBB	TMB1
128Hz	8Hz	Reserved
256Hz	16Hz	1Hz
512Hz	32Hz	2Hz
1024Hz	64Hz	4Hz
Default: 128Hz	Default: 8Hz	Default: 2Hz

6.13. Power Saving, Wakeup and Watchdog


6.13.1. Power saving and Wakeup

6.13.2. Watchdog

The purpose of watchdog is to monitor if the system operates normally. Within a certain period of time, watchdog must be cleared. If watchdog is not cleared, CPU assumes the program has been running into an abnormal condition. As a result, system or CPU will be reset according to register setting and the program will be executed all over again. The watchdog function can be disabled by software. In GPL169251A, the clear period can be programmed from 62.5ms to 2 seconds (default). If watchdog is cleared within the given time, the system or CPU will not be reset. To clear watchdog, simply write "Axx5(h)" to Port_Watchdog_Clear(W). The watchdog function remains enabled during wait mode and halt mode where the 32768Hz is still turned on.

6.14. UART

The UART module provides a full-duplex standard interface that is able to communicate with other devices. With this interface, GPL169251A can transmit and receive data simultaneously. The maximum baud-rate can be up to 115200bps. This function can be accomplished by using IOA and Interrupt (UART IRQ). The Rx and Tx of UART are shared with IOA[5] and IOA[4]. The UART has two 16-byte FIFOs to store transmitted and received data. The UART status register will indicate if the FIFOs are empty, half-full or full.



6.15. Serial Peripheral Interface(SPI)

The SPI interface is a master/slave interface that enables synchronous serial communication with peripherals. Two 16-byte FIFOs are used for transmit and receive. Four modes with programmable phase and polarity of master clock are also supported.

6.16. Audio Algorithm

The following speech types can be used in GPL169251A: PCM, LOG PCM, SACM_A1600, SACM_1601, SACM_S200, SACM_S480, SACM_S530, SACM_S720, SACM_S320, SACM_S880, SACM_DVR1800, SACM_DVR520, SACM_DVR1600, SACM_DVR4800, and SACM_DVR3200. For melody synthesis, the GPL169251A provides a SACM_MS01 (FM synthesizer) and SACM_MS02 wave-table synthesizer.

7. ELECTRICAL SPECIFICATIONS

7.1. Absolute Maximum Ratings

Characteristics	Symbol	Ratings
DC Supply Voltage	VDD	< 3.6V
Input Voltage Range	V _{IN}	-0.5V to VDD + 0.5V
Operating Temperature	T _A	0°C to +70°C
Storage Temperature	T _{STO}	-50°C to +150°C

Note: Stresses beyond those given in the Absolute Maximum Rating table may cause permanent damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

7.2. DC Characteristics (T_A = 25°C)

Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
Operating Voltage	VDD	2.7	-	3.6	V	
Operating Current	I _{OP}	-	40	-	mA	VDD = 3.6V, F _{OSC} = 47.9232MHz, The wait cycle of internal flash is 1 (\$704c.b3~b0)
Wait Current	I _{WAIT1}	-	600	-	μA	VDD = 3.6V, 32K X'tal ON, The wait cycle of internal flash is 1 (\$704c.b3~b0), clock source OSC 1.2MHz. LCD ON, FR=200Hz, no LCD panel PLL OFF
Halt Current 1	I _{HALT1}	-	20	-	μA	VDD = 3.6V, 32K X'tal & RTC ON, LCD OFF
Halt Current 2	I _{HALT2}	-	100	-	μA	VDD = 3.6V, 32K X'tal & RTC ON, mono LCD ON
Standby Current	I _{STB}	-	-	20	μA	VDD = 3.6V, all off
LCD Driver Voltage	VLCD	3.00	-	6.0	V	VDD = 3.0V, 1/5 bias, no load
		3.19	-	6.6	V	VDD = 3.0V, 1/6 bias, no load
		3.48	-	7.2	V	VDD = 3.0V, 1/7 bias, no load
Input High Level	V _{IH}	0.7 VDD	-	-	V	VDD = 3.0V
Input Low Level	V _{IL}	-	-	0.3 VDD	V	VDD = 3.0V
Output High Current	I _{OH2}	-2.0	-	-	mA	VDD = 3.0V, V _{OH} = 2.4V IOA[7:0]
Output Low Current	I _{OL2}	-2.0	-	-	mA	VDD = 3.0V, V _{OL} = 0.8V IOA[7:0]
Input Pull-Low Resistor (IOA)	R _{PL}	-	100	-	KΩ	VDD = 3.0V V _{IN} = 3.0V
Input Pull-High Resistor (IOA)	R _{PH}	-	100	-	KΩ	VDD = 3.0V V _{IN} = VSS

7.2.1. PLL Characteristics ($T_A = 25^\circ\text{C}$, $V_{DD}=3.0\text{V}$, 6MHz crystal disable)

Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
VCO Operating Frequency	F_{VCO}	11.993	-	95.945	MHz	
Input Reference Clock Freq	F_{ref}	-	32768	-	Hz	
Output Clock Freq		5.997	-	47.972	MHz	
Start-up Time		-	-	5	ms	
Lock-in Time		-	-	5	ms	
Jitter (cycle-cycle)		-	1.5	-	%	
Duty Cycle		-	50	-	%	

7.2.2. ADC Characteristics ($T_A = 25^\circ\text{C}$, $V_{DD}=3.0\text{V}$)

Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
ADC Resolution	RESO	-	-	12	Bits	
Signal-to-noise Ratio +distortion	SINDR @ $f_{in}=1\text{KHz}$	-	-	57	dB	
ADC Input Voltage	V_{IN}	VSS	-	VDD	V	
INL(Integral Non-linearity)	INL	-	± 4.0	-	LSB	
DNL(Differential Non-linearity)	DNL	-	± 0.8	-	LSB	
No Missing Code		10	11	-	Bits	
AD Conversion Rate	F_{CONV}	-	-	$F_{CPU}/512$	KHz	

7.2.3. DAC Characteristics ($T_A = 25^\circ\text{C}$, $V_{DD}=3.0\text{V}$)

Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
Resolution		-	16	-	Bits	
Input Data Sampling Freq.		-	-	192	KHz	
Output Range		0.2	-	0.8	Vdd	
Output Loading	R_{LOAD}	125	-	-	ohm	
THD+N at FS		-	0.1(-60dB)	-	%	
Dynamic Range		-	80	-	dB	

7.2.4. OSC Characteristics ($T_A = 25^\circ\text{C}$, $V_{DD}=3.0\text{V}$)

Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
Output Clock Frequency	CLK32768	-	32768	-	Hz	
Duty Cycle		40	-	50	%	
Start-up Time		-	-	$10000 \times T_{32768}$	μs	

9. PACKAGE/ORDERING INFORMATION

9.1. Ordering Information

Product Number	Package Type
GPL169251A-NnnV-C	Chip form
GPL169251A-NnnV-QL17n	Halogen Free Package


Note1: Code number is assigned for customer.

Note2: Code number (N = A - Z or 0 - 9, nn = 00 - 99); version (V = A - Z).

Note3: QL17n, QL17 is assigned for LQFP216, n is assigned for customer.

9.2. Package Information

9.2.1. LQFP216



Symbol	Dimension in Millimeter		
	Min.	Nom.	Max.
A	-	-	1.60
A1	0.05	-	0.15

Symbol	Dimension in Millimeter		
	Min.	Nom.	Max.
A2	1.35	1.40	1.45
b	0.13	0.18	0.23
c	0.09	-	0.20
D1	24.00 BSC		
E1	24.00 BSC		
e	0.40 BSC		
D	26.00 BSC		
E	26.00 BSC		
L	0.45	0.60	0.75
L1	1.00 REF		
Y	0.08		
θ°	0°	3.5°	7°

10. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Generalplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. GENERALPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, GENERALPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. GENERALPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by GENERALPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

11. REVISION HISTORY

Date	Revision #	Description	Page
Dec. 19, 2013	1.3	Modify 8.1. Application Circuit.	15
Oct. 08, 2012	1.2	Modify 8.1. Application Circuit.	15
Oct. 04, 2011	1.1	Modify 8.1. Application Circuit and add notes.	15
AUG. 21, 2008	1.0	1. Add description "USB 2.0 full-speed (12MHz) compliant device"	3
		2. Add LQFP216 pin number and package information.	7, 16
		3. Modify LVR level.	9
		4. Modify wait mode and halt mode current spec. and condition.	13
MAR. 13, 2008	0.2	1. Modify section 2. BLOCK DIAGRAM.	4
		2. Add I _{HALT2} to section 7.2 DC Characteristics.	13
NOV. 02, 2007	0.1	Original	18