

DATA SHEET



GPL31B2

64KB LCD Controller/Driver

MAR. 18, 2010

Version 1.1

GENERALPLUS TECHNOLOGY INC. reserves the right to change this documentation without prior notice. Information provided by GENERALPLUS TECHNOLOGY INC. is believed to be accurate and reliable. However, GENERALPLUS TECHNOLOGY INC. makes no warranty for any errors which may appear in this document. Contact GENERALPLUS TECHNOLOGY INC. to obtain the latest version of device specifications before placing your order. No responsibility is assumed by GENERALPLUS TECHNOLOGY INC. for any infringement of patent or other rights of third parties which may result from its use. In addition, GENERALPLUS products are not authorized for use as critical components in life support devices/systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of Generalplus.

Table of Contents

PAGE


1. GENERAL DESCRIPTION	3
2. BLOCK DIAGRAM	3
3. FEATURES	3
4. SIGNAL DESCRIPTIONS	4
4.1. PAD ASSIGNMENT	5
5. FUNCTIONAL DESCRIPTIONS	6
5.1. MAP OF MEMORY AND I/OS	6
5.2. ROM AREA	6
5.3. OPERATING STATES	6
5.4. TIME-BASE-SETTING REGISTER	6
5.5. TIMER/COUNTER	7
5.6. SPEECH AND MELODY	7
5.7. LCD CONTROLLER/DRIVER	7
5.8. VOLTAGE DOUBLER/REGULATOR	7
5.9. PWM OUTPUT	7
5.10. LOW VOLTAGE RESET	8
5.11. WATCHDOG TIMER (WDT)	8
5.12. LOW VOLTAGE DETECT	8
5.13. MASK OPTIONS	8
5.13.1. 32768 crystal oscillator	8
5.13.2. Low voltage detect	8
5.14. SEG[43:41] CAN BE OPTIONED TO IOEF[7:5]	8
5.15. BUILT-IN REGULATOR CAN BE DISABLED	8
6. ELECTRICAL SPECIFICATIONS	9
6.1. ABSOLUTE MAXIMUM RATINGS	9
6.2. DC CHARACTERISTICS (VDD = 3.0V, T _A = 25°C)	9
6.3. DC CHARACTERISTICS (VDD = 4.5V, T _A = 25°C)	9
6.4. THE RELATIONSHIPS BETWEEN THE R _{OSC} AND THE F _{CPU}	10
6.4.1. VDD = 3.0V, T _A = 25°C	10
6.4.2. VDD = 4.5V, T _A = 25°C	10
6.5. THE RELATIONSHIPS BETWEEN THE F _{CPU} AND THE I _{OP}	10
6.6. THE RELATIONSHIPS BETWEEN THE F _{CPU} AND THE VDD	10
7. APPLICATION CIRCUITS	11
7.1. APPLICATION CIRCUIT – (1)	11
7.2. APPLICATION CIRCUIT – (2)	12
8. PACKAGE/PAD LOCATIONS	13
8.1. ORDERING INFORMATION	13
9. DISCLAIMER	14
10. REVISION HISTORY	15

64KB LCD CONTROLLER/DRIVER

1. GENERAL DESCRIPTION

The GPL31B2, an 8-bit CMOS single chip microprocessor, contains RAM, ROM, I/Os, interrupt/wakeup controller, timer, 8-bit PWM audio output and automatic display controller/ driver for LCD. With a dual channel PWM driver, attractive sound effects can be generated easily. Built-in voltage doubler and voltage regulator provide robust and adjustable (16-level) LCD supply voltage to get the best display quality for specific panels. Furthermore, a software controllable standby mode is also implemented for power saving. The GPL31B2 is designed with state-of-the-art technology to fulfill the requirements of LCD applications especially for hand-held products.

2. BLOCK DIAGRAM



3. FEATURES

- Built-in 8-bit CPU
 - 160 bytes SRAM
 - 64K bytes ROM
 - Max. CPU clock: 3.0MHz @ 2.4V – 5.5V
 - Programmable CPU clock frequency, 1/2, 1/4, 1/8, 1/16, 1/32 or 1/64 of R-oscillator's clock frequency is available
 - Provides 7 interrupt sources
- Built-in 8-bit 2-channel PWM outputs
- Built-in 32.768KHz Crystal / R-oscillator
 - Crystal or R-oscillator (mask option)
 - Crystal oscillator switches from strong to Weak mode automatically
 - Internal time base generator
- Built-in System R-oscillator
 - Only one resistor is needed
- Two 16 bits timer/counters
- Low Voltage Reset / Low Voltage Detect
 - Provides 2.3V low voltage reset function
 - 2.4V/2.6V low voltage detect (Mask option)
- Low power consumption
 - Operating current: 1.0mA/1.0MHz @ 3.0V
 - Very low standby current : $I_{STBY} < 1.0\mu A$ @ 3.0V
 - In standby mode: stop all oscillators
- Max. 12 general purpose I/O
 - SEG[43:41] can be optioned to IOEF[7:5]
 - 8 IO pins support Key wake-up mode
- LCD controller / driver
 - 44 segments x 5 commons, max. 220 dots
 - Programmable bias option (1/2, 1/3 bias) and duty option (1/2, 1/3, 1/4, 1/5 duty)
 - Built-in voltage doubler and regulator to generate V_{LCD} voltage for LCD driver (Built-in regulator can be disabled)
 - Adjustable 16-level V_{LCD} for various panels
 - 1/3 bias: $V_{LCD} = V_{DD}$; $V_{DD2} = 2/3 V_{DD}$; $V_{DD1} = 1/3 V_{DD}$
 - 1/2 bias: $V_{LCD} = V_{DD}$; $V_{DD1} = 1/2 V_{DD}$
 - Built-in regulator can be disabled

4. SIGNAL DESCRIPTIONS

Mnemonic	PIN No.	Type	Description
SEG43 - 0	5 - 48	O	LCD driver segment output
COM4 - 0	49 - 53	O	LCD driver common output
IOEF1 - 0	74 - 73	I/O	I/O port (provide key wake-up function)
IOEF4 - 2	3 - 1		
IOCD3 - 0	68 - 65	I/O	I/O port
ROSC	63	I	System R-oscillator input, connect to VDD through resistor
RESET	62	I	System reset input
AVDD	71	P	PWM power supply input
AUDP	70	O	PWM audio output
AUDN	72	O	PWM audio output
AVSS	69	P	PWM ground input
X32I	61	I	32.768KHz crystal input, or connect to VDD through resistor as R-oscillator input (Mask option)
X32O	60	O	32.768KHz crystal output
TEST	59	I	Test mode input
VDD	4	P	Power supply voltage input
VSS	64	P	Ground input
VLCD	54	I	LCD voltage, connect to VSS through a capacitor
VDD1	55	I	Connect coupling capacitors for charge pump
VDD2	58		
CUP1	56	I	Charge pump capacitor interconnection pins for LCD voltage generation
CUP2	57		


Note1: Legend: I = Input, O = Output, P = Power

Note2: SEG43 - 41 can be optioned to IOEF7 - 5, IOEF7 - 0 provide key wake-up function

Note3: Provides 220 bits read/writable LCD RAM buffer

Note4: 32.768KHz Crystal oscillator can be optioned to R-oscillator (connect to VDD through resistor).

4.1. PAD Assignment



This IC substrate should be connected to VSS

Note1: To ensure that the IC functions properly, please bond all of VDD and VSS pins.

Note2: The 0.1μF capacitor between VDD and VSS should be placed to IC as close as possible.

5. FUNCTIONAL DESCRIPTIONS

5.1. Map of Memory and I/Os

* I/O PORT:		* MEMORY MAP	
— IOCD Port \$0004		\$0000	I/O & Registers
— IOEF Port \$0005		\$001F	
* I/O CONFIG		\$0020	LCD RAM Buffer
— IOCD_Config \$0000		\$003D	reserved
— IOEF_Config \$0019		\$0060	
* NMI SOURCE:			SRAM
— INT1 (from TIMER 1)		\$00FF	reserved
* INT SOURCE		\$0200	Test Program
— INT0 (from TIMER 0)		\$05FF	
— INT1 (from TIMER 1)		\$0600	Program ROM Bank #0
— T16Hz (4Hz /8Hz /16Hz /32Hz)			
— T2Hz (2Hz /1Hz)			
— 128Hz			
— 2KHz		\$7FFA	NMI/Reset/IRQ Vector
— EXTINT (from IOCD1 pin)		\$7FFF	
* WAKEUP SOURCE			Program ROM Bank #1
— IOEF Port Change		\$FFFA	NMI/Reset/IRQ Vector
— TIMER 0 Overflow		\$FFFF	
— T16Hz (4Hz /8Hz /16Hz /32Hz)			
— T2 Hz (2Hz /1Hz)			

5.2. ROM Area

GPL31B2 is a ROM based micro-controller with 220 dots LCD driver. The large ROM space can be defined as a program ROM, LCD font and audio data continuously without any limitation. To access the higher bank ROM area, user can program the BANK SELECT register (\$07) to 1, then fetch the data from address \$8000 to \$FFFF.


5.3. Operating States

The GPL31B2 provides three operating states: standby, halt, and operating state. Following table shows the differences between the three operating states.

	Operating	Halt	Standby
CPU	ON	OFF	OFF
32768 oscillator	ON	ON	OFF
LCD driver	ON	ON/OFF	OFF

In operating state, all modules (CPU, 32768 oscillator, timer/counter, LCD driver...) are activated. The halt/standby state is entered by writing the SLEEP register (\$09). There are four wake-up sources in GPL31B2: port IOEF wake-up, TIMR0

wake-up, 4Hz/8Hz/ 16Hz/32Hz wake-up and 2Hz/1Hz wake-up. If any wake-up event occurs, execution of the next instruction continues in the operating state. In standby mode, all modules will be shut down, and RAM and I/Os remain in their previous states. Therefore current consumption is minimized. By writing to SLEEP register but keeps 32768 oscillator running, the system is in HALT state. CPU clock is halted while it waits for an event (key press, timer overflow) to generate a wake-up in HALT state. The 32768 related modules (timer/counter, LCD driver...) may remain active in the halt state. Following figure is a state diagram for the GPL31B2.



State Diagram of GPL31B2

After the chip is awakened from halt/standby state, CPU will continue to execute the next instruction. The RAM and I/O status will not be changed by wake-up.

5.4. Time-Base-Setting Register

Writing to TIME-SETTING register can program the time source of CPU wake-up and interrupt. For example, the programmer can change 2Hz wake-up and interrupt into 1Hz wake-up and interrupt by writing 80H into \$0A.

Thus, the system will wake up to service every second. Also, T16Hz (one of counter's clock source and wake-up & interrupt) can be one of 4Hz, 8Hz, 16Hz or 32Hz by setting bit0 and bit1 of TIME-SETTING register (\$0A). At power on state, the default value of T16Hz is 4Hz and T2Hz is 2Hz.

5.5. Timer/Counter

GPL31B2 contains two 16-bit timer/counters, TM0 and TM1 respectively. In the timer mode, TM0 and TM1 are reloadable up-counters. When the timer overflows from \$FFFF to \$0000, the carry signal will generate the INT signal if the corresponding bit is enabled in INT ENABLE register (\$0D). The timer will automatically reload the value assigned by the program and up

count continuously. If TM0 is specified as a counter, the user can reset the counter by loading 0 into register \$10 and \$11 and loading 0 into the counter by writing any data to \$12. After the counter is activated, the counter's value can also be read from above registers (\$10 and \$11) and the read instruction will not affect the counter's value or reset it.

The clock source of the timer/counter are selected as the following:

The clock source of the timer/counter are selected as the following.			
Timer/Counter		Address	Clock Source
TM0	16-BIT Timer	\$0010	R-oscillator Output, the CARRY of timer 1
		\$0011	
		\$0012	
	16-BIT Counter	\$0010	Clock source A: IOCD0, R-oscillator Output, VDD, 32768Hz. Clock source B: IOCD1, VDD, T16Hz, 128Hz. Note: T16Hz can be one of 4Hz, 8Hz, 16Hz and 32Hz by setting \$0A (time-setting register)
		\$0011	
		\$0012	
TM1	16-BIT Timer	\$0013	R-oscillator Output, 32768 Hz
		\$0014	
		\$0015	
Mode Select Register		\$000B	Select TM0 & TM1 configuration

5.6. Speech and Melody

Since GPL31B2 can provide a large ROM size and wide CPU operation speed, it is suitable for speech and melody synthesis. For speech synthesis, this chip can provide INT for precise sampling frequency. Users can record or synthesize the sound and digitize the data into the ROM. The sound can be played back in the sequence designed by the internal user's program. Several algorithms are recommended for high fidelity and good compression of sound: such as PCM and ADPCM. For melody synthesis, GPL31B2 provides dual tone mode. Once in the dual tone mode, users only need to program the tone frequency of each channel by writing to timer/counter TM0 and TM1, and set the envelope of each channel. The hardware will toggle the tone wave automatically without users' care.

5.7. LCD Controller/Driver

GPL31B2 contains a LCD controller and driver for 220dots LCD display. Users can set the LCD configuration (bias, duty, display mode) by writing LCD control register (\$18). Once the LCD configuration is initialized, the desired pattern can be displayed by filling the LCD buffer with appropriate data. The LCD driver can still operate during halt mode by keeping 32768 oscillator running. Furthermore, programmer can turn off the LCD display through LCD control register for power saving. The LCD driver in GPL31B2 is designed to fit most LCD's specifications. 1/2 or 1/3 bias is available from the LCD driver. Meanwhile, the display duty can be programmed as 1/2, 1/3, 1/4 or 1/5 duty.

5.8. Voltage Doubler/Regulator

To get the best LCD quality, the LCD supply voltage should not change with the system power. The GPL31B2 provides a robust and adjustable (16-level) LCD supply voltage. Users can get desired VLCD to fit specific LCD panels by changing the output reference voltage (program \$16). The available VLCD voltage range are summarized as the following table:

Bias	Min. V_{LCD} (\$16 = 00h)	Max. V_{LCD} (\$16 = 0Fh)
1/2 bias	2.0V	4.0V
1/3 bias	3.0V	6.0V

Note1: If the LCD display is uneven with a large panel load, connect a resistor between the VDD1 pin and ground is suggested.

Note2: To make sure the chip work properly, the following equation must be satisfied.

$$\text{Min. } (V_{LCD}) > VDD, \text{ Otherwise, } VDD \text{ will change the } V_{LCD}.$$

If User doesn't care LCD supply voltage with the system power, or concern power consumption, the built-in regulator can be disabled. And then $VLCD = VDD$, $VDD1 = 1/2VDD$ (1/2 Bias); $VLCD = VDD$, $VDD2 = 2/3VDD$, $VDD1 = 1/3VDD$ (1/3 Bias).

5.9. PWM Output

Internally, GPL31B2 has one pair of PWM outputs supporting two sound channels. Each channel can be set to play speech or tone individually. GPL31B2 uses Pulse Width Modulation that is able to drive speaker or buzzer directly without any buffer or amplification circuit.

5.10. Low Voltage Reset

The GPL31B2 provides a low voltage reset function. The system will enter into LVRST state if and only if the power supply voltage VDD is lower than 2.3V.

5.11. Watchdog Timer (WDT)

An on chip watchdog timer is available on GPL31B2. The WDT is designed for recovering from system abnormal operation. If the system is hanged, WDT will generate a system reset to restart system after 1 second. If WDT is enabled, the WDT should be cleared every two seconds to avoid accidental reset. The WDT can be cleared by writing the specified value 0FH to port \$0F. Note that the WDT only works when 32768 Hz clock is available.

5.12. Low Voltage Detect

Furthermore, a Low Voltage Detect function is built in GPL31B2. Once, the control register \$17 bit7 is set to 1 (enable), the programmer can compare VDD voltage level with reference voltage 2.4V/2.6V from reading \$17 bit0.

Note1: 50us delay time is recommended for voltage detect circuit stabilization.

Note2: Be sure to turn off voltage detect circuit if not needed to minimize power consumption.

5.13. Mask Options

5.13.1. 32768 crystal oscillator

- 1). X'TAL
- 2). R-oscillator

5.13.2. Low voltage detect

- 1). 2.4V
- 2). 2.6V

5.14. SEG[43:41] Can be Optioned to IOEF[7:5]

5.15. Built-in Regulator Can be Disabled

6. ELECTRICAL SPECIFICATIONS

6.1. Absolute Maximum Ratings

Characteristics	Symbol	Ratings
DC Supply Voltage	V_+	< 7.0V
Input Voltage Range	V_{IN}	-0.5V to $V_+ + 0.5V$
Operating Temperature	T_A	0°C to +60°C
Storage Temperature	T_{STO}	-50°C to +150°C

Note: Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

6.2. DC Characteristics (VDD = 3.0V, T_A = 25°C)


Characteristics	Symbol	Limit			Unit	Test condition
		Min.	Typ.	Max.		
Operating Voltage	VDD	2.4	-	3.6	V	For 2-battery application
Operating Current	I_{OP}	-	1.2	-	mA	VDD = 3.0V, F_{CPU} = 600KHz
Standby Current	I_{STBY}	-	-	1.0	μA	VDD = 3.0V
Audio Output Current	I_{OH}	-	-50	-	mA	VDD = 3.0V, V_{OH} = 2.5V
		-	-90	-		VDD = 3.0V, V_{OH} = 2.0V
	I_{OL}	-	60	-	mA	VDD = 3.0V, V_{OL} = 0.5V
		-	110	-		VDD = 3.0V, V_{OL} = 1.0V
Input High Level	V_{IH}	2.0	-	-	V	VDD = 3.0V
Input Low Level	V_{IL}	-	-	0.8	V	VDD = 3.0V
Output High I	I_{OH}	-	-2.0	-	mA	VDD = 3.0V, V_{OH} = 2.4V
Output Sink I	I_{OL}	-	2.5	-	mA	VDD = 3.0V, V_{OL} = 0.8V

6.3. DC Characteristics (VDD = 4.5V, T_A = 25°C)


Characteristics	Symbol	Limit			Unit	Test condition
		Min.	Typ.	Max.		
Operating Voltage	VDD	3.6	-	5.5	V	For 3-battery application
Operating Current	I_{OP}	-	2.4	-	mA	VDD = 4.5V, F_{CPU} = 600KHz
Standby Current	I_{STBY}	-	-	1.0	μA	VDD = 4.5V
Audio Output Current	I_{OH}	-	-100	-	mA	VDD = 4.5V, V_{OH} = 3.5V
	I_{OL}	-	70	-	mA	VDD = 4.5V, V_{OL} = 0.8V
Input High Level	V_{IH}	3.0	-	-	V	VDD = 4.5V
Input Low Level	V_{IL}	-	-	0.8	V	VDD = 4.5V
Output High I	I_{OH}	-	-2.0	-	mA	VDD = 4.5V, V_{OH} = 3.5V
Output Sink I	I_{OL}	-	2.5	-	mA	VDD = 4.5V, V_{OL} = 0.8V

6.4. The Relationships between the R_{OSC} and the F_{CPU}


6.4.1. $V_{DD} = 3.0V$, $T_A = 25^\circ C$




6.4.2. $V_{DD} = 4.5V$, $T_A = 25^\circ C$



6.5. The Relationships between the F_{CPU} and the I_{OP}




6.6. The Relationships between the F_{CPU} and the V_{DD}




7. APPLICATION CIRCUITS

7.1. Application Circuit – (1)



Note*1: These capacitor values are for design guidance only. Different capacitor value may be required for different crystal/resonator used.

7.2. Application Circuit – (2)



Note*1: These capacitor values are for design guidance only. Different capacitor value may be required for different crystal/resonator used.

8. PACKAGE/PAD LOCATIONS

8.1. Ordering Information

Product Number	Package Type
GPL31B2-NnnV-C	Chip form

Note1: Code number is assigned for customer.

Note2: Code number (N = A - Z or 0 - 9, nn = 00 - 99); version (V = A - Z).

9. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Generalplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. GENERALPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, GENERALPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. GENERALPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by GENERALPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

10. REVISION HISTORY

Date	Revision #	Description	Page
MAR. 18, 2010	1.1	Modify 5.1. Map of Memory and I/Os.	6
NOV. 06, 2007	1.0	Original	15