

DATA SHEET



GPLB25B

LCD Controller

Aug 15, 2012

Version 1.5

GENERALPLUS TECHNOLOGY INC. reserves the right to change this documentation without prior notice. Information provided by GENERALPLUS TECHNOLOGY INC. is believed to be accurate and reliable. However, GENERALPLUS TECHNOLOGY INC. makes no warranty for any errors which may appear in this document. Contact GENERALPLUS TECHNOLOGY INC. to obtain the latest version of device specifications before placing your order. No responsibility is assumed by GENERALPLUS TECHNOLOGY INC. for any infringement of patent or other rights of third parties which may result from its use. In addition, GENERALPLUS products are not authorized for use as critical components in life support devices/systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of Generalplus.

Table of Contents


	<u>PAGE</u>
1. GENERAL DESCRIPTION	3
2. BLOCK DIAGRAM	3
3. FEATURES	3
4. APPLICATION FIELD	3
5. SIGNAL DESCRIPTIONS	4
5.1. PAD ASSIGNMENT	5
6. FUNCTIONAL DESCRIPTIONS	6
6.1. MAP OF MEMORY AND I/OS	6
6.2. OPERATING STATES	6
6.3. LOW VOLTAGE POWER DOWN	6
6.4. LCD CONTROLLER/DRIVER	6
6.5. WATCHDOG TIMER (WDT)	7
6.6. MASK OPTIONS	7
6.6.1. Watchdog timer	7
6.6.2. PA3, PA4, PA5 input mode selection mode	7
6.6.3. Low voltage detect	7
6.6.4. Low voltage reset	7
7. ELECTRICAL SPECIFICATIONS	8
7.1. ABSOLUTE MAXIMUM RATINGS	8
7.2. DC CHARACTERISTICS (VDD = 3.0V, T _A = 25°C)	8
8. APPLICATION CIRCUITS	9
8.1. APPLICATION CIRCUIT - (1)	9
8.2. APPLICATION CIRCUIT - (2)	10
9. PACKAGE/PAD LOCATIONS	11
9.1. ORDERING INFORMATION	11
10. DISCLAIMER	12
11. REVISION HISTORY	13

LCD Controller

1. GENERAL DESCRIPTION

GPLB25B, an 8-bit CMOS microcontroller with advanced processing technology and mechanism by Generalplus, integrates many features in a compact package, including SRAM, ROM, I/Os, an interrupt controller, a timer and a LCD controller/driver. The amount of 46K bytes of ROM is able to offer sufficient space for LCD graphical data. The 2176-bytes of SRAM are all available to users. In addition, 14 I/Os, timer, LCD driver, NMI controller, Watchdog Timer, Low Voltage Power Down and other features increase the capability of driving sophisticated functions and displaying crispy LCD graphics. The GPLB25B is a high-end microcontroller that filled with modern technology and strong backup from Generalplus. Obviously, it is one of the most suitable products for your LCD products.

2. BLOCK DIAGRAM



3. FEATURES


- Built-in 8-bit CPU (CPU15)
 - 46K bytes ROM
 - 128 bytes SRAM for CPU working space
 - 2K bytes SRAM for data
 - Max. operating speed: 3.0MHz @ 2.4V

- NMI controller
 - 2Hz for Real Time Clock (RTC)
 - 128Hz
 - Key(PA7 - 0)
 - Counter overflow
- Programmable LCD driver
 - Up to 60 segments, up to 11 commons, maximum 660 dots
 - 1/4, 1/5 bias capability
 - 1/4, 1/5, 1/6, 1/8, 1/9, 1/10, 1/11 duty
 - 88 bytes dedicated LCD RAM
 - Fixed LCD COM/SEG driving strength
 - 16-level VLCD adjustable
- Low Voltage Reset Level is 2.2V and can be disabled by mask Option
- Low Voltage Detecting Level is 2.4V and can be disabled by mask option
- Low Voltage Power Down and is controlled by register
- Wide operating voltage:
 - 2.4V – 3.6V @ 3.0MHz
- Power saving SLEEP mode
- Serial SRAM interface
- Power consumption:
 - 1.3mA typical @ 3.0V, F_{CPU} = 3.0MHz
 - <1.0μA typical standby current @ 3.6V
- Peripherals
 - 14 I/O ports (PA7 - 0, PB1 - 0, PC3 - 0)
 - Built-in RC-oscillator (only one resistor is needed)
 - Built-in 32.768KHz crystal oscillator for real time clock function
 - 8-bit reloadable timer/counter with pre-scalar
 - Watchdog Timer for reliable operation

4. APPLICATION FIELD

- Handheld Game
- Watch, Clock
- Scientific Calculator
- Translator
- Data Bank

5. SIGNAL DESCRIPTIONS

Mnemonic	PAD No.	Type	Description
VDD	7	P	Power supply input
VSS	35	P	Ground reference
RESET	10	I	System reset input (internal pull-high), low active
TEST	4	I	Test input (internal pull-low), high active
X32I	11	I	32.768KHz crystal input
X32O	12	O	32.768KHz crystal output
VR	8	O	1.8V Regulator out, for ROSC used only
ROSC	9	I	ROSC input, connect to VR pin through a resistor
			
PA7 - 0	20 - 13	I/O	Bi-directional I/O port
PC0	93	I/O	Bi-directional I/O port
PC3 - 1	3 - 1	I/O	Bi-directional I/O port
COM11 - 1	92 - 82	O	LCD common output
SEG46 - 1	36 - 81	O	LCD segment output
SEG60 - 47	21 - 34	O	LCD segment output
PB1 - 0	5 - 6	I/O	Port B is a bi-directional I/O port, can be software programmed as serial SRAM port.


Legend: I = Input, O = Output, P = Power

Note1: All of the SEG16 - 1 can be used as key strobe output pins by programming the Register (\$007E). There are two kinds of combinations for key scan.

Note2: When ROSC-mode is selected, pin X32I should be floating or connected to VSS and X32O should be floating.

No. of selected key scan port	The option for key scan port	(\$ 007E) bit 2, bit 1, bit 0
No. \leq 8	SEG8 - 1 or SEG16 - 9	1, 0, 1 1, 1, 0
9 \leq No. \leq 16	SEG16 - 1	1, 1, 1

5.1. PAD Assignment



The IC substrate should be connected to VSS or floated

Note1: Assuring the IC functions properly, please bond all of VDD and VSS pins.

Note2: The 0.1μF capacitor between VDD and VSS should be placed to IC as close as possible.

6. FUNCTIONAL DESCRIPTIONS

6.1. Map of Memory and I/Os

*I/O PORT:	*MEMORY MAP
PORT A_DATA \$0073	\$0000 LCD display buffer (88 bytes used)
PORT A_DIR \$0071	\$0057
PORT A_CFG \$0072	\$0058 I/O Port / Registers
PORT B_DATA \$0067	\$007F
PORT B_CFG \$0068	\$0080 CPU working SRAM (128 bytes)
PORT C_DATA \$005F	\$00FF
PORT C_DIR \$005E	\$0100 Reserved
PORT C_CFG \$005D	\$01FF
SERIAL SRAM INTERFACE	\$1000 Data SRAM (2K bytes)
\$0060 - \$0066	\$17FF
*NMI SOURCE:	\$4000 Test program ROM (2K bytes)
2Hz	\$47FF
128Hz	\$4800 Program ROM (46K bytes)
Power key (PA0)	
Normal key (PA7 - 1)	
Counter overflow	\$FFFF

Note: \$FFF2 - \$FFF7 are reserved for GENERALPLUS testing.


6.2. Operating States

The GPLB25B supports three operating states: standby, halt, and operating. Following table shows the differences among these three operating states.

	Operating	Halt	Standby
CPU	ON	OFF	OFF
32768 oscillator	ON	ON	OFF
LCD driver	ON	ON/OFF	OFF


In operating state, all modules (CPU, 32768Hz oscillator, timer/counter, LCD driver...) are activated. The halt/standby state is entered by writing to SLEEP register (\$7A). There are four wake-up sources in GPLB25B: PortA wake-up, counter overflow wake-up, 128Hz wake-up and 2Hz wake-up. If any wake-up event occurs, CPU will go to the RESET state.

In standby mode, all modules will be shut down, and RAM and I/Os remain in their previous states. The current consumption is minimized in standby. The system is in halt state if writing to SLEEP register but keeping 32768Hz oscillator running. In halt state, CPU clock is halted while it waits for an event (key press, timer overflow) to generate a wake-up. The 32768Hz related modules (timer/counter, LCD driver...) may remain active in halt state. Following figure is a state diagram for the GPLB25B.



6.3. Low Voltage Power Down

The GPLB25B features a 2.4V voltage detector to detect a low voltage event. If VDD drops below 2.4V, after a SLEEP command is issued, system will shut down all activities (LCD bias, LCD display, 32768Hz oscillator) and enters standby to reduce current consumption. This low voltage power down can be awakened by a PA0 key wake-up or RESET. Users can use this feature to implement battery change function.



6.4. LCD Controller/Driver

GPLB25B contains total of 660 dots LCD controller and driver. Programmers can set the LCD configuration (bias, duty) by writing to LCD control register (\$70). Once the LCD configuration is initialized, the desired pattern can be displayed by filling the LCD buffer with appropriate data. The LCD driver also remains operating during sleep by keeping 32768Hz oscillator running. The LCD driver in GPLB25B is designed to meet most LCD specifications. It can either be programmed as 1/4 or 1/5 bias and the duty is also programmable as 1/4, 1/5, 1/6, 1/8, 1/9, 1/10 or 1/11. The following table shows the mapping between LCD and display buffer.

LCD RAM Mapping:

	SEG8 - 1 (b7 - 0)	SEG16 - 9 (b7 - 0)	SEG24 - 17 (b7 - 0)	SEG32 - 25 (b7 - 0)	SEG40 - 33 (b7 - 0)	SEG48 - 41 (b7 - 0)	SEG56 - 49 (b7 - 0)	SEG60 - 57 (b3 - 0)
COM1	07H	06H	05H	04H	03H	02H	01H	00H
COM2	0FH	0EH	0DH	0CH	0BH	0AH	09H	08H
COM3	17H	16H	15H	14H	13H	12H	11H	10H
COM4	1FH	1EH	1DH	1CH	1BH	1AH	19H	18H
COM5	27H	26H	25H	24H	23H	22H	21H	20H
COM6	2FH	2EH	2DH	2CH	2BH	2AH	29H	28H
COM7	37H	36H	35H	34H	33H	32H	31H	30H
COM8	3FH	3EH	3DH	3CH	3BH	3AH	39H	38H
COM9	47H	46H	45H	44H	43H	42H	41H	40H
COM10	4FH	4EH	4DH	4CH	4BH	4AH	39H	48H
COM11	57H	56H	55H	54H	53H	52H	51H	50H

6.5. Watchdog Timer (WDT)

An on-chip watchdog timer is available on GPLB25B. The WDT is designed to recover system from abnormal operation. If the system is hanged, WDT will generate a system reset to restart system after 1 second. If WDT is enabled, the WDT should be cleared every 0.5 seconds to avoid accidental reset. The WDT can be cleared by writing to \$7F. Note that the WDT works in both with/without 32768Hz crystal modes, but WDT with 32768Hz crystal mode is recommended.

6.6. Mask Options

6.6.1. Watchdog timer

- 1). Enable
- 2). Disable

6.6.2. PA3, PA4, PA5 input mode selection mode

- 1). Pull-high
- 2). Floating

6.6.3. Low voltage detect

- 1). Enable
- 2). Disable

6.6.4. Low voltage reset

- 1). Enable
- 2). Disable

7. ELECTRICAL SPECIFICATIONS

7.1. Absolute Maximum Ratings

Characteristics	Symbol	Ratings
DC Supply Voltage	VDD	< 5.0V
Input Voltage Range	V _{IN}	-0.5V to VDD + 0.5V
Operating Temperature	T _A	0°C to +60°C
Storage Temperature	T _{STO}	-50°C to +150°C


Note: Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

7.2. DC Characteristics (VDD = 3.0V, T_A = 25°C)

Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
Operating Voltage	VDD	2.2	-	3.6	V	For 2-battery
Operating Current	I _{OP}	-	900	-	μA	F _{OSC2} = 500KHz @ 3.0V, no load
		-	1.3	-	mA	F _{OSC2} = 3.0MHz @ 3.0V, no load
Standby Current	I _{STBY}	-	-	1.0	μA	VDD = 3.0V, 32768Hz off
Halt Current	I _{HALT}	-	-	20.0	μA	VDD = 3.0V, 32768Hz on, LCD on
Input High Level	V _{IH}	2.0	-	-	V	VDD = 3.0V
Input Low Level	V _{IL}	-	-	0.8	V	VDD = 3.0V
Output High I (PA5 - 0)	I _{OH}	-	-0.8	-	mA	VDD = 3.0V, V _{OH} = 2.0V
Output Sink I (PA5 - 0)	I _{OL}	-	1.0	-	mA	VDD = 3.0V, V _{OL} = 1.0V
Output High I (PA7, 6)	I _{OH}	-	-2.0	-	mA	VDD = 3.0V, V _{OH} = 2.0V
Output Sink I (PA7, 6)	I _{OL}	-	2.0	-	mA	VDD = 3.0V, V _{OL} = 1.0V
Output High I (PB1, 0)	I _{OH}	-	-1.7	-	mA	VDD = 3.0V, V _{OH} = 2.0V
Output Sink I (PB1, 0)	I _{OL}	-	1.7	-	mA	VDD = 3.0V, V _{OL} = 1.0V
Output High I (PC3, 0)	I _{OH}	-	-0.8	-	mA	VDD = 3.0V, V _{OH} = 2.0V
Output Sink I (PC3, 0)	I _{OL}	-	1.0	-	mA	VDD = 3.0V, V _{OL} = 1.0V


8. APPLICATION CIRCUITS

8.1. Application Circuit - (1)



* Using segments for LCD display only.

8.2. Application Circuit - (2)



* Using segments for both LCD display and key scan.

Note1: In CRYSTAL mode, an accurate time base is generated from the 32768Hz crystal oscillator. The 32768Hz crystal should be installed.

Note2: In ROOSC mode, a suitable time base is generated from the R-Oscillator. The 32768Hz crystal is not necessary to be installed.

Note3: To avoid the noise interference on PCB around R-Oscillator and crystal circuit, following rules are recommended:

- 1). R1 and C1 should be placed as close as possible to ROOSC pin.
- 2). C2, C3 and crystal should be placed as close as possible to X32I and X32O. A shielding by ground is suggested.
- 3). C2, C3 capacitor values are for design guidance only. Different capacitor values may be required for different crystal/resonator used.

9. PACKAGE/PAD LOCATIONS

9.1. Ordering Information

Product Number	Package Type
GPLB25B-NnnV-C	Chip form

Note1: Code number is assigned for customer.

Note2: Code number (N = A - Z or 0 - 9, nn = 00 - 99); version (V = A - Z).

10. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Generalplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. GENERALPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, GENERALPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. GENERALPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by GENERALPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

11. REVISION HISTORY

Date	Revision #	Description	Page
AUG 15, 2012	1.5	1. Operating voltage range modified to 2.4~3.6V; 2. section5.1 modified to "The IC substrate should be connected to VSS or floated"; 3. section8.2 add note 3.3 "C2, C3 capacitor values are for design guidance only. Different capacitor values may be required for different crystal/resonator used."	3, 8 5
APR. 17, 2009	1.4	Remove description about 1/3 bias.	3, 6
OCT. 28, 2008	1.3	Modified 7.2 and 7.3 DC characteristics.	8
MAR. 01, 2007	1.2	Deleted 5.6.1 32768 oscillator option.	6
MAR. 9, 2005	1.1	1. Max. operating speed changed to 3.0MHz @ 2.4V. 2. Power consumption changed to 1.3mA typical @ 3.0V, F _{CPU} = 3.0MHz. 3. Test condition of operating current I _{OP} at VDD=3.0V changed to F _{OSC2} = 3.0MHz @ 3.0V, no load. 4. Test condition of operating current I _{OP} at VDD=4.5V changed to F _{OSC2} = 3.0MHz @ 4.5V, no load.	1 1 5 5
DEC. 16, 2004	1.0	Original Note: The GPLB25B data sheet v1.0 is a continued version of SPLB25B data sheet v0.1.	12