

DATA SHEET



GPLB39B1

LCD Controller

Sep 12, 2012

Version 1.0

GENERALPLUS TECHNOLOGY INC. reserves the right to change this documentation without prior notice. Information provided by GENERALPLUS TECHNOLOGY INC. is believed to be accurate and reliable. However, GENERALPLUS TECHNOLOGY INC. makes no warranty for any errors which may appear in this document. Contact GENERALPLUS TECHNOLOGY INC. to obtain the latest version of device specifications before placing your order. No responsibility is assumed by GENERALPLUS TECHNOLOGY INC. for any infringement of patent or other rights of third parties which may result from its use. In addition, GENERALPLUS products are not authorized for use as critical components in life support devices/systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of Generalplus.

Table of Contents

	<u>PAGE</u>
1. GENERAL DESCRIPTION	3
2. FEATURES	3
3. APPLICATION FIELD	3
4. BLOCK DIAGRAM	4
5. SIGNAL DESCRIPTIONS	5
6. FUNCTIONAL DESCRIPTIONS	6
6.1. MEMORIES	6
6.2. MAP OF MEMORY AND I/Os	6
6.3. OPERATING STATES	6
6.4. SPEECH AND MELODY	7
6.5. LCD CONTROLLER/DRIVER	7
6.6. LCD VOLTAGE GENERATION	7
6.7. PWM OUTPUT	7
6.8. SERIAL SRAM INTERFACE	7
6.9. BUS MEMORY INTERFACE	8
6.10. VOLTAGE REGULATOR	8
6.11. ASYNCHRONOUS SERIAL INTERFACE	8
6.12. LOW VOLTAGE DETECTION	8
6.13. WATCHDOG TIMER (WDT)	8
6.14. SERIAL PERIPHERAL INTERFACE (SPI)	8
6.15. MASK OPTIONS	9
7. ELECTRICAL SPECIFICATIONS	10
7.1. ABSOLUTE MAXIMUM RATINGS	10
7.2. DC CHARACTERISTICS	10
8. APPLICATION CIRCUITS	11
8.1. 6144 DOTS LCD DRIVER, 96 SEGMENTS × 64 COMMONS WITH EXTERNAL SERIAL SRAM, REGULATOR DISABLED - (1)	11
8.2. 6144 DOTS LCD DRIVER, 96 SEGMENTS × 64 COMMONS WITH EXTERNAL BUS ROM, REGULATOR DISABLED - (2)	12
8.3. 6144 DOTS LCD DRIVER, 96 SEGMENTS × 64 COMMONS WITH EXTERNAL BUS FLASH, REGULATOR ENABLED - (3)	13
8.4. 6144 DOTS LCD DRIVER, 96 SEGMENTS × 64 COMMONS WITH BUS EXTENDER, REGULATOR DISABLED - (4)	14
8.5. SERIAL COMMUNICATIONS BETWEEN TWO GPLB39B1s - (5)	15
8.6. SERIAL COMMUNICATIONS BETWEEN GPLB39B1 AND GPUSB101A CONTROLLER - (6)	15
9. PACKAGE/PAD LOCATIONS	16
9.1. ORDERING INFORMATION	16
10. DISCLAIMER	17
11. REVISION HISTORY	18

LCD CONTROLLER

1. GENERAL DESCRIPTION

The GPLB39B1, an 8-bit CMOS microprocessor, contains 8128 bytes working RAM, 2M bytes ROM, 21 I/Os, interrupt/wakeup controller, UART for serial communication, Serial SRAM interface and Bus memory interface for memory expansion, and automatic display controller/driver for LCD. It also features one PWM driver with two audio channels to produce attractive sound effects easily. Its large ROM area can be used to store both program and audio data. The built-in UART and SPI speeds up data transmission between two devices. Furthermore, a SLEEP (power-down) function is also built in to extend power life. The GPLB39B1 is designed with state-of-the-art technology to fulfill LCD application needs, especially for hand-held products.

2. FEATURES


- Built-in 8-bit processor
 - **8128 bytes SRAM with individual Power Pad**
 - **2M bytes ROM**
 - Max. operating speed: 4.0MHz @ 2.4V - 3.6V
6.0MHz @ 3.6V - 5.5V
 - CPU clock is software programmable, can be /1, /2, /4, /8, /16, /32, /64 R-oscillator clock frequency
 - 6 wake-up sources
 - 7 interrupt sources
- Asynchronous serial interface (UART)
- Serial SRAM interface
- Bus memory interface
- Serial peripheral interface (SPI)
- Built-in voltage regulator for external memory devices
- Key scan function
 - SEG[15:0] can be used to send key scan output
- Programmable LCD driver
 - **112x8, 112x16, 112x32, 112x48, 96x64 dots**
 - **1/4, 1/5, 1/6, 1/7, 1/8, 1/9 bias; 1/8, 1/16, 1/32, 1/48, 1/64 duty capability**
 - **14x64 bytes dedicated LCD RAM**
 - Built-in voltage regulator to generate VLCD for LCD driver
 - 32-level contrast control
- Power saving SLEEP mode
- **Low voltage detector**
 - **8-level 2.9V ~ 2.2V/4.35V ~ 3.3V detection**
 - **2.2V Low voltage reset**

- Wide operating voltage range:
 - 2.4V - 3.6V
 - 3.6V - 5.5V
- Peripherals
 - **Max. 21 I/O pins (PA[7:0], PB[7:0], PC[4:0])**
 - . Dedicated I/Os: PA[4:0]
 - . Shared pin I/Os:
 - PA[7:5]/SPI SCK/SDI/SDO
 - PB[7:0]/BMI AD Bus [7:0]
 - PC[1:0]/BMI MC[1:0]/SSRAM SDA, SCK
 - PC[3:2]/UART Rx/Tx
 - PC[4]/external interrupt
 - COM[48:63]/SEG[96:111]
 - 32.768KHz oscillator circuit for RTC
 - RC-oscillator (only one resistor is needed)
 - Two 16-bit reloadable timer/counters
 - **2-channel PWM audio outputs**
 - Watchdog Timer for reliable operation
- Low-power consumption:
 - 1000µA typical @ 3.0V, F_{CPU} = 1.0MHz, F_{OSC} = 4.0MHz
 - 80µA typical halt current @ 3.0V
 - <1.0µA typical standby current @ 3.0V

3. APPLICATION FIELD

- Handheld games
- Scientific calculator
- Talking calculator, Talking clock
- Talking instrument controller
- General speech synthesizer
- Data Bank

4. BLOCK DIAGRAM



Note1: COM[48:63] share pins with SEG[96:111].

Note2: PB[7:0] shared pins with Bus memory interface Addr/Data bus.

Note3: PC[1:0] shared pins with Bus memory interface MC[1:0]. Also share pins with Serial SRAM interface SDA/SCK.

Note4: PC[3:2] shared pins with UART Rx/Tx.

Note5: PA[7:5] shared pins with SPI SCK/SDI/SDO.

5. SIGNAL DESCRIPTIONS

Total: 214 pins

Mnemonic	PIN No.	Type	Description
SEG95 - 0	199 - 213 2 - 82	O	LCD driver segment output, SEG15 - 0 shared pin with key scan port.
COM48 - 63 / SEG 96 - 111	198 - 183	O	LCD driver common output. SEG96 - 111 can be optioned to COM48 - 64.
COM19 - 0 COM23 - 20 COM47 - 24	103 - 84 107 - 104 182 - 159	O	LCD driver common output. COM47 - 0.
PA4 - 0	142 - 146	I/O	Port A 4 - 0 is a bi-directional I/O port, which can be software programmed as wake up I/O.
PA7 - 5	139 - 141	I/O	Port A 7 - 5 is a bi-directional I/O port, which can be software programmed as wake up I/O. Share pin with SPI SCK/SDI/SDO.
PB7 - 0	136 - 129	I/O	Port B is a bi-directional I/O port. Share pin with Bus Memory Interface Addr/Data.
PC1 / MC1 / SDA PC0 / MC0 / SCK	128 127	I/O	Port C is a bi-directional I/O port. Share pin with Bus Memory MC1 - 0. Also share pin with SDA/SCK.
PC3 / Rx	148	I/O	UART input, shared pin with PC3.
PC2 / Tx	147	I/O	UART output, shared pin with PC2.
PC4	149	I/O	Port C 4 is a bi-directional I/O port. It can be used as an external interrupt.
ROSC	124	I	ROSC input, connect to VDD through a resistor.
RESETB	123	I	System reset input, low active.
AUDA, AUSB	152, 150	O	PWM audio output.
X32I	122	I	32.768KHz crystal input or connects to VDD through a resistor (option).
X32O	120	O	32.768KHz crystal output.
TESTP	121	I	Test input.
CAP1P, CAP1N	117, 116	P	LCD voltage generation. Charge pump capacitor interconnection pins.
CAP2P, CAP2N	114, 115	P	LCD voltage generation. Charge pump capacitor interconnection pins.
VPP	113	P	LCD voltage generation. Voltage generated by charge pump.
VCI	118	P	LCD voltage generation. The source of Charge pump.
VLCD	112	P	LCD voltage generation. The highest Voltage for LCD display.
VROUT	126	P	Internal regulator output. Enable or disable via masking option. Should be connected to VDD if internal Regulator is disabled.
VDD	138	P	Positive supply for logic and IO pins.
VDD	125	P	Analog power pin.
VDD1	83	P	Positive supply for SRAM only.
VDD2	214	P	Positive supply for Segment / Common Pads only.
VSS	137, 119	P	Ground reference for logic and IO pins.
VSS2	1	P	Ground reference for Segment / Common Pads only.
PVDD	151	P	Positive supply for PWM driver.
PVSS	153	P	Ground reference for PWM driver.
V1, V2, V3, V4	108 - 111	O	LCD Bias voltage output.
TRIM_VLCD_IN[0:1], TRIM_V4_IN[0:2]	154 - 158	I	Test Pads.

Legend: I = Input, O = Output, P = Power

6. FUNCTIONAL DESCRIPTIONS

6.1. Memories

The GPLB39B1 contains 2M-byte ROM and 8128-byte SRAM. Cooperating with Generalplus bus extender, GPBA01B, the external memory, either RAM or ROM, can be extended up to

4MB. Serial SRAM interface is also provided in GPLB39B1, thus SRAM space can be extended by using Generalplus Serial SRAM, GPRS256B or GPRS512C.


6.2. Map of Memory and I/Os

***NMI SOURCE:**

- LV DETECT
- TIMER1

***INT SOURCE:**

- EXT INT
- TBL (2/4/8/16Hz)
- TBH (128/256/512/1KHz)
- TIMER0
- TIMER1
- UART TX
- UART RX



1. \$4000-\$BFFF can be external memory if MEXT (\$03.7) = 1 and Bank port (\$00.7) = 1.
2. \$C000-\$FFFF can be external memory if MEXT (\$03.7) = 1 and EXC(\$0b.1) = 1.
3. User program should start from \$C800. \$C000-\$C7FF is the test program area.
4. User program interrupt vector: \$FFFA ~ \$FFFF
5. Test program interrupt vector: \$FFF2 ~ \$FFF7

6.3. Operating States

There are three operation modes involved in GPLB39B1: standby, halt and operating. The following table shows the differences between these modes.

	Operating	Halt	Standby
CPU	ON	OFF	OFF
32768Hz oscillator	ON	ON	OFF
LCD driver	ON	ON/OFF	OFF

6.3.1. Operating mode

In operating state, all functions (CPU, 32768Hz oscillator, timer/counter, LCD driver...) are activated. Generally speaking, this mode consumes the highest current.


6.3.2. Standby mode

Write "07H" to P_04H_CPU_Clk_Ctrl Register (\$04) and turn off 32768Hz oscillator to activate standby mode. The standby mode is a mode where the device is placed in its lowest current consumption state. In standby mode, all functions are turned off; in addition, RAM and I/Os will remain in their previous states.

6.3.3. Halt mode

Write "07H" to P_04H_CPU_Clk_Ctrl Register (\$04) but still keeps 32768Hz oscillator running to enter halt mode. In halt mode, CPU clock halts and waits for an event (e.g. key press, timer overflow) to wake up. The 32768Hz related functions, such as timer/counter and LCD driver, may remain active in the halt mode.

The following figure is the GPLB39B1 state diagram:



GPLB39B1 State Diagram

6.4. Speech and Melody

For speech synthesis, the GPLB39B1 provides several timer interrupts for a precise sampling frequency. The sound data can be stored into ROM and be played back. Several algorithms are recommended for high fidelity and good compression of sound such as PCM and ADPCM.

For melody synthesis, the GPLB39B1 provides a dual tone mode. Once in the dual tone mode, users only need to program the tone frequency for each channel by writing to the timer/counter TM0 and TM1, and set the envelope of each channel. The hardware will toggle the tone wave automatically.

6.5. LCD Controller/Driver

The GPLB39B1 features a 6144-dot LCD controller/driver. Programmers are able to define the LCD configuration by setting up the LCD Control Register. Once the LCD configuration is completed, the desired pattern can be displayed by filling the LCD buffer with proper data. The LCD driver can also operate during sleep by keeping 32768Hz oscillator running. The LCD driver in GPLB39B1 supports 1/8 - 1/64 duty and 1/4 - 1/9 bias.

6.6. LCD Voltage Generation

The GPLB39B1 offers a voltage regulator and a charge-pumping circuit. The charge-pumping circuit provides VPP as the power source for voltage regulator. The voltage regulator generates the LCD bias voltages (VLCD, V1~V4) needed for the LCD driver. VPP and VLCD can be adjusted by program settings. Enabling the voltage regulator and charge-pumping circuit gets a stable VLCD that will not be affected by VDD. The VLCD is adjustable from 4.4V to 5.7V (in 1/4, 1/5 bias), 5.28V to 6.83V (in 1/6, 1/7 bias), or 6.2V to 8.06V (in 1/8, 1/9 bias) with 32 levels.



Users should note that VPP and VLCD voltage difference should be larger than 0.5V (VPP-VLCD>0.5V) to optimize voltage regulator performance. Also, VDD should be higher than VPP/3 to keep VPP stable.

6.7. PWM Output


Internally, the GPLB39B1 has a pair of PWM drivers, supporting two sound channels. Each channel is able to play speech or tone individually. The PWM drivers can directly drive speaker or buzzer without buffer or amplification circuit.

6.8. Serial SRAM Interface


The Serial SRAM interface is able to expand the data storage SRAM. The Control Registers are ranged from \$30-\$36. Note that the pins of SDA and SCK are shared with PC [1:0] and therefore, users should set PC[1:0] as Serial SRAM interface by writing to Port \$27[1:0].



6.8.1. Read/Write timing



6.8.2. Continuous Read/Write timing



6.9. Bus Memory Interface

A built-in Bus memory interface is available on GPLB39B1. Through the use of Bus memory interface, user can expand the memory space by using an external Bus memory (SRAM, mask ROM or Flash). The Bus memory interface includes 10 signal pins: MC1, MC0 and AD BUS[7:0] which shared pad with port B. Before using the Bus memory interface, users should set MEXT=1 (\$03.7) and BANK register (\$0), then access address \$4000-BFFF to read or write data from external bus memory. Note that when using Bus memory interface, CPU clock setting can not be set as $F_{osc}/1$, should be $/2$ or slower.

MC1	MC0	AD BUS [7:0]
L	L	Data for Write
L	H	Data for Read
H	L	AL (Address Low byte)
H	H	AH (Address High byte)

6.10. Voltage Regulator

The GPLB39B1 offers a voltage regulator, which supplies power source for external memory devices. The voltage regulator can output four voltage levels, 2.5V/2.6V/2.7V/3.0V via mask option. The output voltage level should be properly selected based on the electrical characteristics of external memory devices involved.

6.11. Asynchronous Serial Interface

The GPLB39B1 supports a 1-channel UART for serial communications. The bit-rate is up to 115.2kbps. UART operation is controlled by UART command registers. Configurations such as Tx/Rx interrupt, parity check, parity even/odd and clock source can be configured in the command registers. Two interrupts are generated by Rx and Tx. The Rx or Tx interrupt activates when a byte is received or transmitted. Reading the status register informs whether the interrupt is generated by Rx or Tx. Frame, overrun and parity errors are detected as each byte is received and all error status can be read from status register.

The UART supports clock auto calibration. If auto calibration is selected, standard baud rate from 1.2kbps to 115.2kbps are available. The baud rate is selected by writing to the baud rate control registers. The supported baud rates and their minimum R-oscillator clock frequency requirements are shown in the table below.

Baud Rate(bps)	Min. Frosc(Hz)
1200	24000
2400	48000
4800	96000
9600	192000
19200	384000
38400	768000
51200	1024000
57600	1152000
102400	2048000
115200	2304000

If the auto calibration is not selected, users can get desired baud rates by writing appropriate values to pre-scalar registers. Non-standard baud rates can be obtained by this method. In the non-calibration mode, users should understand that the R-oscillator frequency may alter due to manufacturing process variations, supply voltage, operating temperature and tolerance of external R components used.

6.12. Low Voltage Detection

The GPLB39B1 provides an 8-level (Software programmable) low voltage detector to detect low voltage events. Users can turn on the low detection to monitor VDD periodically to check if it is lower than the given value. In addition, if LV NMI is enabled, a NMI will be issued to notify CPU if power voltage drops below the given value. Also, the voltage detector will generate a system reset if power supply voltage drops below 2.2V. *When LVR function is enabled, care must be taken not to turn off 32kHz crystal oscillator. Otherwise an unexpected reset may occur when 32kHz crystal is being turned on again.*

6.13. Watchdog Timer (WDT)

An on-chip watchdog timer is also available in the GPLB39B1. The WDT is designed to recover the system from abnormal operation. In some cases, if WDT is not cleared within one second, the WDT will generate a system reset to restart system. If WDT is enabled, the WDT should be cleared periodically to avoid accidental reset. The WDT can be cleared through software programming. Note that the WDT only works when 32768Hz clock is activated.

6.14. Serial Peripheral Interface (SPI)

GPLB39B1 provides a serial interface to communicate with SPCP825A USB controller. These pins are share with PA7(SCK), PA6(SDI) and PA5(SDO) pins. PA 7~5 were set as SCK, SDI and SDO automatically when SPI was enabled.

6.15. Mask Options

6.15.1. 32768Hz oscillator

- 1). X'TAL
- 2). R-oscillator

6.15.2. Watchdog timer

- 1). Enable
- 2). Disable

6.15.3. Voltage regulator for external memory devices

- 1). Enable
- 2). Disable

6.15.4. Regulator output voltage selection

- 1). 2.5V
- 2). 2.6V
- 3). 2.7V
- 4). 3.0V

7. ELECTRICAL SPECIFICATIONS

7.1. Absolute Maximum Ratings

Characteristics	Symbol	Ratings
DC Supply Voltage	V_+	< 7.0V
Input Voltage Range	V_{IN}	-0.5V to $V_+ + 0.5V$
Operating Temperature	T_A	0°C to +60°C
Storage Temperature	T_{STO}	-50°C to +150°C

Note: Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions, see AC/DC Electrical Characteristics.


7.2. DC Characteristics

Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
Operating Voltage	VDD	2.4	-	3.6	V	For 2-battery
		3.6	-	5.5	V	For 3-battery
Operating Current	I_{OP}	-	1000	-	μA	$F_{CPU} = 1.0MHz @ 3.0V$ $F_{ROSC} = 4.0MHz$, no load
Halt Current	I_{HALT}	-	80	-	μA	VDD = 3.0V, 32K X'tal ON, PP = 7.2V, VLCD = 6.98, LCD ON, no LCD panel
Standby Current	I_{STBY}	-	-	1.0	μA	VDD = 3.0V, all off
Audio Output Current	I_{OH}	-	-20	-	mA	VDD = 3.0V, $V_{OH} = 2.5V$
		-	-40	-	mA	VDD = 3.0V, $V_{OH} = 2.0V$
Audio Output Current	I_{OL}	-	20	-	mA	VDD = 3.0V, $V_{OL} = 0.5V$
		-	40	-	mA	VDD = 3.0V, $V_{OL} = 1.0V$
Input High Level	V_{IH}	2.0	-	-	V	VDD = 3.0V
Input Low Level	V_{IL}	-	-	0.8	V	VDD = 3.0V
Output High Current (I/O)	I_{OH}	-1.0	-	-	mA	VDD = 3.0V, $V_{OH} = 2.4V$
Output Sink Current (I/O)	I_{OL}	1.0	-	-	mA	VDD = 3.0V, $V_{OL} = 0.8V$
LCD Driver Voltage ($V_{LCD} - V_{SS}$)	V_{LCD}	4.4	-	5.70	V	VDD = 3.0V, 1/4, 1/5 bias, no load
		5.28	-	6.83	V	VDD = 3.0V, 1/6, 1/7 bias, no load
		6.20	-	8.06	V	VDD = 3.0V, 1/8, 1/9 bias, no load
Regulator Output Voltage	V_{REG}	-	2.5	-	V	Output voltage is selected by bonding option
		-	2.6	-		
		-	2.7	-		
		-	3.0	-		
Regulator Output Voltage Drop	V_{RDRP}	-	-	100	mV	$I_L = 1.0mA$, VDD = 3.6V
OSC Resistor	R_{OSC}	-	160	-	K Ω	$F_{OSC} = 2.0MHz @ 3.0V$
CPU Clock	F_{CPU}	-	-	4.0	MHz	$F_{CPU} = F_{OSC}/1 @ 2.4V$
		-	-	6.0	MHz	$F_{CPU} = F_{OSC}/1 @ 3.6V$

Note: V_{LCD} should be higher than VDD to prevent forward biasing the p-n junction of I/O output PMOS.

8. APPLICATION CIRCUITS

8.1. 6144 Dots LCD Driver, 96 Segments × 64 Commons with External Serial SRAM, Regulator Disabled - (1)




Note*1: Pin VROUT should be connected to VDD if internal Regulator is disabled.

Note*2: These capacitor values are for design guidance only. Different capacitor values may be required for different crystal/resonator used.

Note*3: Usually, these resistors/capacitors may not be needed when large LCD panel is connected. Different resistor/capacitor values may be required for different LCD panel connected.

8.2. 6144 Dots LCD Driver, 96 Segments × 64 Commons with External Bus ROM, Regulator Disabled - (2)




Note*1: Detail settings of these pins please refer to the data sheet of GPR3206A.

Note*2: Pin VROUT should be connected to VDD if internal Regulator is disabled.

Note*3: These capacitor values are for design guidance only. Different capacitor values may be required for different crystal/resonator used.

Note*4: Usually, these resistors/capacitors may not be needed when large LCD panel is connected. Different resistor/capacitor values may be required for different LCD panel connected.

8.3. 6144 Dots LCD Driver, 96 Segments × 64 Commons with External Bus Flash, Regulator Enabled - (3)




Note*1: Detail settings of these pins please refer to the data sheet of GPR1024A.

Note*2: Pin VROUT should be connected to VDD if internal Regulator is disabled.

Note*3: These capacitor values are for design guidance only. Different capacitor values may be required for different crystal/resonator used.

Note*4: Usually, these resistors/capacitors may not be needed when large LCD panel is connected. Different resistor/capacitor values may be required for different LCD panel connected.

8.4. 6144 Dots LCD Driver, 96 Segments × 64 Commons with Bus Extender, Regulator Disabled - (4)




Note*1: Pin VROUT should be connected to VDD if internal Regulator is disabled.


Note*2: These capacitor values are for design guidance only. Different capacitor values may be required for different crystal/resonator used.

Note*3: Usually, these resistors/capacitors may not be needed when large LCD panel is connected. Different resistor/capacitor values may be required for different LCD panel connected.

8.5. Serial Communications between two GPLB39B1s - (5)



8.6. Serial Communications between GPLB39B1 and GPUSB101A Controller- (6)



9. PACKAGE/PAD LOCATIONS

9.1. Ordering Information

Product Number	Package Type
GPLB39B1-NnnV-C	Chip form

Note1: Code number is assigned for customer.

Note2: Code number (N = A - Z or 0 - 9, nn = 00 - 99); version (V = A - Z).

10. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Generalplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. GENERALPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHER, GENERALPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. GENERALPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by GENERALPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

11. REVISION HISTORY

Date	Revision #	Description	Page
Sep 12, 2012	1.0	Release to 1.0.	18
May 28, 2012	0.1	Original	17