

# DATA SHEET



## **GPLD1120D**

---

### **120-channel SEG/COM STN LCD Driver**

Dec. 10, 2010

Version 1.0

GENERALPLUS TECHNOLOGY INC. reserves the right to change this documentation without prior notice. Information provided by GENERALPLUS TECHNOLOGY INC. is believed to be accurate and reliable. However, GENERALPLUS TECHNOLOGY INC. makes no warranty for any errors which may appear in this document. Contact GENERALPLUS TECHNOLOGY INC. to obtain the latest version of device specifications before placing your order. No responsibility is assumed by GENERALPLUS TECHNOLOGY INC. for any infringement of patent or other rights of third parties which may result from its use. In addition, GENERALPLUS products are not authorized for use as critical components in life support devices/systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of Generalplus.

## Table of Contents

	<u>PAGE</u>
<b>1. GENERAL DESCRIPTION</b> .....	<b>4</b>
<b>2. FEATURES</b> .....	<b>4</b>
<b>3. BLOCK DIAGRAM</b> .....	<b>4</b>
3.1. INPUT/OUTPUT CIRCUITS .....	5
<b>4. PIN DESCRIPTIONS</b> .....	<b>6</b>
4.1. PAD ASSIGNMENT .....	7
<b>5. FUNCTIONAL DESCRIPTIONS</b> .....	<b>8</b>
5.1. FUNCTION OPERATIONS .....	8
5.1.1. Truth table .....	8
5.2. RELATIONSHIP BETWEEN THE DISPLAY DATA AND DRIVER OUTPUT PINS .....	8
5.2.1. Segment side of mix mode (80COMX40SEG) .....	8
5.2.2. Connection examples for 120-common and 160-segment drivers .....	9
5.2.3. Connection examples for 120-common and 240-segment drivers .....	10
5.2.4. Connection examples for 80-common and 200-segment drivers .....	11
5.2.5. Connection examples for 80-common and 280-segment drivers .....	12
5.2.6. Timing characteristics of 4-device cascade connection of segment drivers .....	13
5.3. BOOSTER CIRCUITS .....	14
5.4. REGULATOR CIRCUITS .....	15
5.4.1. When the $V_0$ voltage regulator with external resistors are used .....	15
<b>6. COMMAND DESCRIPTION</b> .....	<b>16</b>
6.1. PS MODE SET .....	16
6.2. LCD BIAS SET .....	16
6.3. THE ELECTRONIC VOLUME REGISTER SET .....	17
6.4. TIMING CHARACTERISTIC OF COMMAND INTERFACE .....	17
<b>7. POWER ON INITIALIZATION AND HARDWARE RESET</b> .....	<b>18</b>
7.1. POWER ON INITIALIZATION .....	18
7.2. HARDWARE RESET .....	18
<b>8. ELECTRICAL SPECIFICATIONS</b> .....	<b>19</b>
8.1. ABSOLUTE MAXIMUM RATINGS .....	19
8.2. RECOMMENDED OPERATING CONDITIONS .....	19
8.3. DC CHARACTERISTICS .....	19
8.3.1. Segment side of mix mode ( $V_{SS} = 0V$ , $V_{DD} = +2.4V$ to $+5.5V$ , $V_0 = +3V$ to $+14.5V$ , $T_A = +25^\circ C$ ) .....	19
8.3.2. Common mode ( $V_{SS} = 0V$ , $V_{DD} = +2.4V$ to $+5.5V$ , $V_0 = +3V$ to $+14.5V$ , $T_A = +25^\circ C$ ) .....	20
8.4. AC CHARACTERISTICS .....	20
8.4.1. Segment side of mix mode 1 ( $V_{SS} = 0V$ , $V_{DD} = +2.4V$ to $+5.5V$ , $V_0 = +3V$ to $+14.5V$ , $T_A = +25^\circ C$ ) .....	20
8.4.2. Common mode ( $V_{SS} = 0V$ , $V_{DD} = +2.4V$ to $+5.5V$ , $V_0 = +3V$ to $+14.5V$ , $T_A = +25^\circ C$ ) .....	21
<b>9. APPLICATION CIRCUITS</b> .....	<b>23</b>
9.1. (1) ONLY GPLD1120D APPLICATION WITH SHL=VDD TO DISPLAY "E" LETTER IN LCD PANEL .....	24
9.2. (2) ONLY GPLD1120D APPLICATION WITH SHL=VDD TO DISPLAY "E" LETTER IN LCD PANEL .....	25
9.3. (3) APPLICATION WITH GPLD2080A WITH SHL=0 TO DISPLAY "E" LETTER IN LCD PANEL .....	26
9.4. (4) APPLICATION WITH GPLD2080A WITH SHL=0 TO DISPLAY "E" LETTER IN LCD PANEL .....	27
9.5. (5) APPLICATION WITH GPLD2120A WITH SHL=0 TO DISPLAY "E" LETTER IN LCD PANEL .....	28



---

9.6. (6) APPLICATION WITH GPLD2120A WITH SHL=VDD TO DISPLAY "E" LETTER IN LCD PANEL .....	29
<b>10. PACKAGE/PAD LOCATIONS .....</b>	<b>30</b>
10.1. ORDERING INFORMATION .....	30
<b>11. DISCLAIMER.....</b>	<b>31</b>
<b>12. REVISION HISTORY .....</b>	<b>32</b>

## 120-CHANNEL SEG/COM STN LCD DRIVER

### 1. GENERAL DESCRIPTION


GPLD1120D, a 120-channel segment/common driver IC, is able to drive small/medium scale dot matrix LCD panels for the product fields of handheld game or electronic dictionary. GPLD1120D has eight modes that can be selected to set common and segment numbers by command selection. GPLD1120D also has built-in DC/DC converter, voltage regulation and voltage follower to generate LCD driver voltage.

SEL <sub>2</sub>	SEL <sub>1</sub>	SEL <sub>0</sub>	Configuration
0	0	0	16 COM * 104 SEG
0	0	1	32 COM * 88 SEG
0	1	0	48 COM * 72 SEG
0	1	1	64 COM * 56 SEG
1	0	0	80 COM * 40 SEG (default)
1	0	1	96 COM * 24 SEG
1	1	0	112 COM * 8 SEG
1	1	1	120 COM


### 2. FEATURES

- The number of LCD drive outputs: 120
- Supply voltage to drive LCD: 14.5V (max.)
- Supply voltage for logic system: 2.4V to 5.5V
- 8 types of LCD combination selectable by command configuration
- Built-in DC-DC, Voltage Regulator and Voltage Follower
- Abundant command functions
- LCD bias set, electronic volume, voltage regulation external resistor ratio
- Shift clock frequency
  - 6 MHz (max.): V<sub>DD</sub> = 2.4 V ~ 5.5 V
- 4-bit parallel / serial modes are selectable.


### 3. BLOCK DIAGRAM



### 3.1. Input/Output Circuits



**Figure 1:** Input Circuit



**Figure 2:** Input/Output Circuit

## 4. PIN DESCRIPTIONS

Mnemonic	Type	Description
$Y_{120-1}$	O	LCD driver output pins.
$V_0 \sim V_4$	P	The bias voltages for LCD driving where $V_{PP} > V_0 > V_1 > V_2 > V_3 > V_4 > V_{SS}$ .
$V_R$	P	Gain adjustment input of $V_0$ . By adjusting the $R_A$ , $R_B$ ratio between $V_0$ , $V_R$ and $V_{SS}$ , the LCD driving voltage, $V_0$ is equal to $V_{REF} (1 + R_B/R_A)$ , where the $V_{REF}$ is the internal reference voltage.
SHL	I	Display data shift direction selection. Input pin for selecting the reading direction of display data. 1). When set to $V_{SS}$ , data is read sequentially from $Y_{120}$ to $Y_{17}$ . 2). When set to $V_{DD}$ , data is read sequentially from $Y_{17}$ to $Y_{120}$ .
VDD	P	Power supply for logic system. (+ 2.4V to + 5.5V)
$EIO_1, EIO_2$	I/O	Input/output for chip selection at segment mode. FLM input/output function at common/segment mix mode or common mode. Input/output pins for chip selection. 1).When SHL input is set to $V_{SS}$ , $EIO_1$ is unused and $EIO_2$ is set for input. 2).When SHL input is set to $V_{DD}$ , $EIO_1$ is set for input and $EIO_2$ is set for output. 3). During output, it is set to "L". After 120 bits of data have been read, it will be set to "H" for one cycle and return to "L" after the cycle. 4). During input, the chip is selected while $EIO_1$ is set to "H" after the LP signal. The chip is non-selected after 120 bits of data have been read.
$DI_3 \sim DI_0$	I	Display data input at segment mode. 1). In 1-bit serial input mode (PS="L"), input data into the 1 pins $DI_0$ . Connect $DI_{1-3}$ to $V_{SS}$ or $V_{DD}$ . 2). In 4-bit parallel input mode (PS="H"), input data into the 4 pins, $DI_0 - DI_3$ .
DISOFFB	I	Display off control input pin. Control input pin for output non-select level. When set to $V_{SS}$ , the LCD drive output pins ( $Y_{1-120}$ ) are set to level $V_{SS}$ .
M	I	AC converting signal input for LCD drive waveform.
FP	I	Frame pulse input. FP is the shift data input of common driver.
CP	I	Clock input for taking display data at segment mode. 1). Data is read at the falling edge of the clock pulse.
LP	I	Latch pulse input for displaying data at segment mode. Shift clock input for shifting register at common mode. 1). Data is latched at the rising edge of the clock pulse.
VSS	I	Ground (0V).
LX	I	Connect inductor to $V_{DD\_LX}$ (external power supply) for DC-DC voltage converter.
VSSH	I	Ground for high voltage circuit (0V).
$V_{SS\_LX}$	I	Ground for DC-DC voltage converter.
VPP	O	DC-DC voltage converter output.
SCL	I	Serial clock input pin for command decoder.
SDI	I	Serial data input pin for command decoder.



## 5. FUNCTIONAL DESCRIPTIONS

### 5.1. Function Operations

#### 5.1.1. Truth table

##### 5.1.1.1. Segment outputs

M	Latch data	DISOFFB	Driver output voltage level
L	L	H	V <sub>2</sub>
L	H	H	V <sub>0</sub>
H	L	H	V <sub>3</sub>
H	H	H	V <sub>SS</sub>
X	X	L	V <sub>SS</sub>

##### 5.1.1.2. Common outputs

M	Latch data	DISOFFB	Driver output voltage level
L	L	H	V <sub>1</sub>
L	H	H	V <sub>SS</sub>
H	L	H	V <sub>4</sub>
H	H	H	V <sub>0</sub>
X	X	L	V <sub>SS</sub>

**Note1:**  $V_{SS} < V_4 < V_3 < V_2 < V_1 < V_0$ , L: V<sub>SS</sub> (0V), H: V<sub>DD</sub> (+2.4V to +5.5V), X: Don't care.

**Note2:** To avoid floating, "Don't care" should be fixed to "H" or "L". There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver. Supply regular voltage which is assigned by specification for each power pin.

### 5.2. Relationship between the Display Data and Driver Output Pins

#### 5.2.1. Segment side of mix mode (80COMX40SEG)

When (SEL<sub>2</sub> SEL<sub>1</sub> SEL<sub>0</sub>) = (1 0 0) → Selects 80-common/40-segment mode

##### 5.2.1.1. 4-bit parallel mode

SHL	EIO <sub>1</sub>	EIO <sub>2</sub>	Input Data	Figure of Clock									
				1 Clock	2 Clock	3 Clock	• • •	• • •	• • •	8 Clock	9 Clock	10 Clock	
L	----	Input	DI <sub>0</sub>	Y <sub>117</sub>	Y <sub>113</sub>	Y <sub>109</sub>	• • •	• • •	• • •	Y <sub>89</sub>	Y <sub>85</sub>	Y <sub>81</sub>	
			DI <sub>1</sub>	Y <sub>118</sub>	Y <sub>114</sub>	Y <sub>110</sub>	• • •	• • •	• • •	Y <sub>90</sub>	Y <sub>86</sub>	Y <sub>82</sub>	
			DI <sub>2</sub>	Y <sub>119</sub>	Y <sub>115</sub>	Y <sub>111</sub>	• • •	• • •	• • •	Y <sub>91</sub>	Y <sub>87</sub>	Y <sub>83</sub>	
			DI <sub>3</sub>	Y <sub>120</sub>	Y <sub>116</sub>	Y <sub>112</sub>	• • •	• • •	• • •	Y <sub>92</sub>	Y <sub>88</sub>	Y <sub>84</sub>	
H	Input	Output	DI <sub>0</sub>	Y <sub>84</sub>	Y <sub>88</sub>	Y <sub>92</sub>	• • •	• • •	• • •	Y <sub>112</sub>	Y <sub>116</sub>	Y <sub>120</sub>	
			DI <sub>1</sub>	Y <sub>83</sub>	Y <sub>87</sub>	Y <sub>91</sub>	• • •	• • •	• • •	Y <sub>111</sub>	Y <sub>115</sub>	Y <sub>119</sub>	
			DI <sub>2</sub>	Y <sub>82</sub>	Y <sub>86</sub>	Y <sub>90</sub>	• • •	• • •	• • •	Y <sub>110</sub>	Y <sub>114</sub>	Y <sub>118</sub>	
			DI <sub>3</sub>	Y <sub>81</sub>	Y <sub>85</sub>	Y <sub>89</sub>	• • •	• • •	• • •	Y <sub>109</sub>	Y <sub>113</sub>	Y <sub>117</sub>	

**Note:** To avoid floating, EIO1 should be fixed to V<sub>DD</sub> when SHL is set as "L".

##### 5.2.1.2. 1-bit serial mode

SHL	EIO <sub>1</sub>	EIO <sub>2</sub>	Input Data	Figure of Clock									
				1 Clock	2 Clock	3 Clock	• • •	• • •	• • •	38 Clock	39 Clock	40 Clock	
L	----	Input	DI <sub>0</sub>	Y <sub>120</sub>	Y <sub>119</sub>	Y <sub>118</sub>	• • •	• • •	• • •	Y <sub>83</sub>	Y <sub>82</sub>	Y <sub>81</sub>	
			DI <sub>1</sub>	x	x	x	x	x	x	x	x	x	
			DI <sub>2</sub>	x	x	x	x	x	x	x	x	x	
			DI <sub>3</sub>	x	x	x	x	x	x	x	x	x	
H	Input	Output	DI <sub>0</sub>	Y <sub>81</sub>	Y <sub>82</sub>	Y <sub>83</sub>	• • •	• • •	• • •	Y <sub>118</sub>	Y <sub>119</sub>	Y <sub>120</sub>	
			DI <sub>1</sub>	x	x	x	x	x	x	x	x	x	
			DI <sub>2</sub>	x	x	x	x	x	x	x	x	x	
			DI <sub>3</sub>	x	x	x	x	x	x	x	x	x	


**Note:** To avoid floating, EIO1 should be fixed to V<sub>DD</sub> when SHL is set as "L".

### 5.2.1.3. Common side of mix mode


SHL	EIO <sub>1</sub>	EIO <sub>2</sub>	Data Transfer Direction
L	----	Common Input	Y <sub>120</sub> → Y <sub>17</sub>
H	Common Input	Segment Output	Y <sub>17</sub> → Y <sub>120</sub>

**Note:** To avoid floating, EIO1 should be fixed to V<sub>DD</sub> when SHL is set as "L".


### 5.2.2. Connection examples for 120-common and 160-segment drivers



### 5.2.3. Connection examples for 120-common and 240-segment drivers




## 5.2.4. Connection examples for 80-common and 200-segment drivers




**Note1:** The segment data shifting direction from GPLD2080 to GPLD1120D is acceded only.

**Note2:** In the case of 80 COMs X 200 SEGs by GPLD1120D+GPLD2080X2, SHL can be connected to VSS only.

## 5.2.5. Connection examples for 80-common and 280-segment drivers




## 5.2.6. Timing characteristics of 4-device cascade connection of segment drivers



## 5.3. Booster Circuits

Using the booster voltage circuits equipped within the GPLD1120D chip.



**Note:** The booster inductor value is recommended 100  $\mu$ H for VDD=5.5V~3.3V and 220  $\mu$ H for VDD=3.3V~2.4V.

## 5.4. Regulator Circuits

The booster will pump the voltage up to  $V_{PP}$ , which further generates VLCD voltage,  $V_0$ , for the power of voltage regulator circuit. Under this circumstance,  $V_0$  is much more accurate and it can be easily adjusted via the internal 28-level electronic volume function.


### 5.4.1. When the $V_0$ voltage regulator with external resistors are used

Through the use of the  $V_0$  voltage regulator external resistors and the electronic volume function, the liquid crystal power supply voltage,  $V_0$ , can be controlled by commands alone, making it possible to adjust the liquid crystal display brightness. The  $V_0$  voltage can be calculated by using equation E-1 over the range where  $|V_0| < |V_{PP}| - 1V$ .

The  $R_b$  and  $R_a$  are external resistors.

$$V_0 = (1 + R_b/R_a) \cdot V_{REF}$$

$$= (1 + R_b/R_a) \cdot (1 - \alpha/220) \cdot 2.2 \text{ -----Equation E-1}$$



$V_{REF}$  is the IC-internal fixed voltage supply and its voltage at  $T_A = 25^\circ C$  is 2.04V when using default value EV4~EV0.

For power saving, please select  $R_b > 1000K$  Ohms (saving DC current from  $V_0$  through  $R_b$ ,  $R_a$  to ground), and then choose  $R_a$  to get desired  $V_0$ .


$\alpha$  is set to one of 28 possible levels by the electronic volume function depending on the data set in the 5-bit electronic volume register EV4~EV0. The following table shows the corresponding values based on the electronic volume register settings.

EV <sub>4</sub>	EV <sub>3</sub>	EV <sub>2</sub>	EV <sub>1</sub>	EV <sub>0</sub>	$\alpha$
0	0	0	0	0	31
0	0	0	0	1	30
0	0	0	1	0	29
:	:	:	:	:	:
0	1	1	1	1	16 (default)
:	:	:	:	:	:
1	1	1	0	1	6
1	1	1	1	0	5
1	1	0	1	1	4
1	1	1	0	0	Not Used
1	1	1	0	1	Not Used
1	1	1	1	0	Not Used
1	1	1	1	1	Not Used

## 6. COMMAND DESCRIPTION

By setting SDI to "Low" and SCL to "High", GPLD1120D is able to receive serial input data. Serial data is input in the order of "A2, A1, A0, D4, D3, D2, D1, D0" from the serial data input pin (SDI) at the rising edge of serial clock (SCL). After the 8-bit data has been read into the shift register, the shift register will automatically

convert serial data to parallel data changing V0 voltage or Common/Segment set. Those command settings are effective only when DISOFFB is "High". To avoid abnormal display at initial frame, the command settings must be done within 3\*FP time period after DISOFFB releases from "Low" to "High".



Timing Diagram of Serial Data Transfer

GPLD1120D Command functions are shown in the following table.

Command	Command Code								Function
	A2	A1	A0	D4	D3	D2	D1	D0	
Electronic Volume	0	1	0	EV <sub>4</sub>	EV <sub>3</sub>	EV <sub>2</sub>	EV <sub>1</sub>	EV <sub>0</sub>	Brightness adjustment
PS and Com / Seg Selection Set	1	0	1	1	PS	SEL2	SEL1	SEL0	8 types of LCD combination selection and PS Signal Control

### 6.1. PS Mode Set

When power-on initialization or hardware reset is executed, the default values are indicated in the following table.

PS	Data Input Mode
0	1-bit (default)
1	4-bit

### 6.2. LCD Bias Set

When power-on initialization or hardware reset is executed, the default values are indicated in the following table.

SEL2	SEL1	SEL0	DUTY	BIAS
0	0	0	1/16	1/5
0	0	1	1/32	1/6
0	1	0	1/48	1/8
0	1	1	1/64	1/9
1	0	0	1/80	1/10 (default)
1	0	1	1/96	1/10
1	1	0	1/112	1/11
1	1	1	1/120	1/12

### 6.3. The Electronic Volume Register Set


This command makes it possible to adjust the LCD brightness by controlling the liquid crystal drive voltage  $V_0$ . Use this command

to set 5-bit data to the electronic volume register, the liquid crystal driving voltage,  $V_0$ , assumes one of the 28 voltage levels.

EV <sub>4</sub>	EV <sub>3</sub>	EV <sub>2</sub>	EV <sub>1</sub>	EV <sub>0</sub>	$\alpha$
0	0	0	0	0	31
0	0	0	0	1	30
0	0	0	1	0	29
:	:	:	:	:	:
0	1	1	1	1	16 (default)
:	:	:	:	:	:
1	1	1	0	1	6
1	1	1	1	0	5
1	1	0	1	1	4
1	1	1	0	0	No Use
1	1	1	0	1	No Use
1	1	1	1	0	No Use
1	1	1	1	1	No Use

When power on or hardware reset, the default value is (DB5 DB4 DB3 DB2 DB1 DB0) = (0 1 1 1 1),  $\alpha = 16$ .

### 6.4. Timing Characteristic of Command Interface




Parameter	Symbol	Min.	Typ.	Max.	Unit
The Hold Time of SDI Falling to SCL Falling	$T_{start}$	100	-	-	ns
SCL Period	$T_{cyc}$	200	-	-	ns
SCL High Width	$T_w$	50	-	-	ns
SCL Setup Time in Order to Latch SDI Data	$T_s$	50	-	-	ns
SDI Hold Time That is from SCL Falling to SDI Change	$T_h$	50	-	-	ns
SCL Rising to SDI Rising in Order to Load Data to Register	$T_{stop}$	50	-	-	ns

## 7. POWER ON INITIALIZATION AND HARDWARE RESET

GPLD1120D has two methods to initialize the register; one is power-on initialization, and the other is hardware reset.


### 7.1. Power on Initialization

GPLD1120D features a power-on reset circuit. If the power-on timing fits the following timing diagram, GPLD1120D will execute initialization; otherwise, GPLD1120D will not be activated.



### 7.2. Hardware Reset

If the hardware reset timing fits the following timing diagram, GPLD1120D will execute initialization; otherwise, GPLD1120D will not be activated.



## 8. ELECTRICAL SPECIFICATIONS

### 8.1. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Applicable Pins	Ratings	Unit
Supply Voltage (1)	VDD	T <sub>A</sub> = +25°C Referenced to VSS (0V)	VDD	-0.3 to +6.5	V
Supply Voltage (2)	V <sub>0</sub>		V <sub>0</sub>	-0.3 to +14.5	V
	V <sub>1</sub>		V <sub>1</sub>	-0.3 to V <sub>0</sub> + 0.3	V
	V <sub>2</sub>		V <sub>2</sub>	-0.3 to V <sub>0</sub> + 0.3	V
	V <sub>3</sub>		V <sub>3</sub>	-0.3 to V <sub>0</sub> + 0.3	V
	V <sub>4</sub>		V <sub>4</sub>	-0.3 to V <sub>0</sub> + 0.3	V
Input Voltage	V <sub>I</sub>		DI <sub>3-0</sub> , CP, LP, SHL, M, SCL, SDI, EIO <sub>1</sub> , EIO <sub>2</sub> , DISOFFB	-0.3 to VDD + 0.3	V
Storage Temperature	T <sub>STG</sub>	-	-	-45 to +125	°C

**Note1:** T<sub>A</sub> = +25°C

**Note2:** The maximum applicable voltage on any pin with respect to VSS (0V).

**Note3:** Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

### 8.2. Recommended Operating Conditions

Parameter	Symbol	Conditions	Applicable Pins	Min.	Typ.	Max.	Unit
Supply Voltage (1)	VDD	Referenced to VSS (0V)	VDD	+2.4	-	+5.5	V
Supply Voltage (2)	V <sub>0</sub>		V <sub>0</sub>	+3	-	+14.5	V
Operating Temperature	T <sub>OPR</sub>	-	-	-20	-	+75	°C

**Note1:** The applicable voltage on any pin with respect to VSS (0V).

**Note2:** Ensure that voltage are set such that VSS < V<sub>4</sub> < V<sub>3</sub> < V<sub>2</sub> < V<sub>1</sub> < V<sub>0</sub>.

### 8.3. DC Characteristics

#### 8.3.1. Segment side of mix mode (VSS = 0V, VDD = + 2.4V to + 5.5V, V<sub>0</sub> = + 3V to + 14.5V, T<sub>A</sub> = + 25°C)

Parameter	Symbol	Conditions	Applicable Pins	Min.	Typ.	Max.	Unit
Input Voltage	V <sub>IH</sub>	-	DI <sub>3-0</sub> , CP, LP, SHL, M, SCL,	0.8VDD	-	-	V
	V <sub>IL</sub>	-	SDI, DISOFFB	-	-	0.2VDD	V
Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.4mA	EIO <sub>1</sub> , EIO <sub>2</sub>	VDD - 0.4	-	-	V
	V <sub>OL</sub>	I <sub>OL</sub> = +0.4mA		-	-	+0.4	V
Input leakage Current	I <sub>L1H</sub>	V <sub>I</sub> = VDD	DI <sub>3-0</sub> , CP, LP, SHL, M, SCL,	-	-	+1.0	μA
	I <sub>L1L</sub>	V <sub>I</sub> = VSS	SDI, DISOFFB	-	-	-1.0	μA
Output Resistance	R <sub>ON</sub>	ΔV <sub>ON</sub>   = 0.5V V <sub>0</sub> = +14.5V	Y <sub>120-1</sub>	-	1.0	2.0	KΩ
Stand-by Current	I <sub>STB</sub>	*1	VSS	-	-	1.0	μA
Supply Current (1)	I <sub>DD2</sub>	*2	VDD	-	-	500	μA
Supply Current (2)	I <sub>0</sub>	*3	V <sub>0</sub>	-	-	50	μA

**Note1:** VDD = +5.0V, V<sub>0</sub> = +14.5V, CPU no access stand-by mode.

**Note2:** VDD = +5.0V, V<sub>0</sub> = +14.5V, f<sub>CP</sub> = 474.112KHz, f<sub>M</sub> = 37.04Hz, No-load, E<sub>I</sub> = VDD.

The input data is turned over by data taking clock (4-bit parallel input mode).

**Note3:** VDD = +5.0V, V<sub>0</sub> = +14.5V, f<sub>CP</sub> = 474.112KHz, f<sub>LP</sub> = 2.963KHz, f<sub>M</sub> = 37.04KHz, without loading.

The input data is turned over by data taking clock (4-bit parallel input mode).

### 8.3.2. Common mode (VSS = 0V, VDD = +2.4V to +5.5V, V<sub>0</sub> = +3V to +14.5V, T<sub>A</sub> = +25°C)

Parameter	Symbol	Conditions	Applicable Pins	Min.	Typ.	Max.	Unit
Input Voltage	V <sub>IH</sub>	-	DI <sub>3-0</sub> , CP, LP, SHL, M, SCL,	0.8VDD	-	-	V
	V <sub>IL</sub>	-	SDI, DISOFFB	-	-	0.2VDD	V
Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.4mA	EIO <sub>1</sub> , EIO <sub>2</sub>	VDD - 0.4	-	-	V
	V <sub>OL</sub>	I <sub>OL</sub> = +0.4mA		-	-	+0.4	V
Input Leakage Current	I <sub>LIH</sub>	V <sub>I</sub> = VDD	DI <sub>3-0</sub> , CP, LP, SHL, M, SCL,	-	-	+1.0	μA
	I <sub>LIL</sub>	V <sub>I</sub> = VSS	SDI, DISOFFB	-	-	-1.0	μA
Output Resistance	R <sub>ON</sub>	ΔV <sub>ON</sub>   = 0.5V V <sub>0</sub> = +14.5V	Y <sub>120-1</sub>	-	1.0	2.0	KΩ
Stand-by Current	I <sub>STB</sub>	*1	VSS	-	-	1	μA
Supply Current (1)	I <sub>DD</sub>	*2	VDD	-	-	400	μA
Supply Current (2)	I <sub>0</sub>	*2	V <sub>0</sub>	-	-	50	μA

**Note1:** VDD = +5.0V, V<sub>0</sub> = +14.5V, CPU no access stand-by mode.

**Note2:** VDD = +5.0V, V<sub>0</sub> = +14.5V, f<sub>LP</sub> = 3.288 KHz, f<sub>M</sub> = 27.4 KHz in case of 1/120 duty operation, without loading.

### 8.4. AC Characteristics



#### 8.4.1. Segment side of mix mode 1 (VSS = 0V, VDD = +2.4V to +5.5V, V<sub>0</sub> = +3V to +14.5V, T<sub>A</sub> = +25°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Shift Clock Period *1	T <sub>WCK</sub>	-	160	-	-	ns
Shift Clock "H" Pulse Width	T <sub>WCKH</sub>	-	70	-	-	ns
Shift Clock "L" Pulse Width	T <sub>WCKL</sub>	-	70	-	-	ns
Data Setup Time	T <sub>DS</sub>	-	40	-	-	ns
Data Hold Time	T <sub>DH</sub>	-	40	-	-	ns
Latch Pulse "H" Pulse Width	T <sub>WLPH</sub>	-	70	-	-	ns
Shift Clock Rise to Latch Pulse Rise Time	T <sub>LD</sub>	-	70	-	-	ns
Shift Clock Fall to Latch Pulse Fall Time	T <sub>SL</sub>	-	70	-	-	ns
Latch Pulse Fall to Shift Clock Fall Time	T <sub>LH</sub>	-	70	-	-	ns
Latch Pulse Rise to Shift Clock Rise Time	T <sub>LS</sub>	-	70	-	-	ns
Input Signal Rise Time *2	T <sub>R</sub>	-	-	-	20	ns
Input Signal Fall Time *2	T <sub>F</sub>	-	-	-	20	ns
DISOFFB Removal Time	T <sub>SD</sub>	-	100	-	-	ns
DISOFFB "L" Pulse Width	T <sub>WDL</sub>	-	1.2	-	-	μs
Output Delay Time (1)	T <sub>D</sub>	-	-	-	40	ns
Output Delay Time (2)	T <sub>PD1</sub> , T <sub>PD2</sub>	CL = 20pF	-	-	1.2	μs
Output Delay Time (3)	T <sub>PD3</sub>	CL = 20pF	-	-	1.2	μs

**Note1:** Take the cascade connection into consideration.

**Note2:** (T<sub>WCK</sub> - T<sub>WCKH</sub> - T<sub>WCKL</sub>) / 2 is maximum in the case of high speed operation.




## Timing Characteristics of Segment Mode



### 8.4.2. Common mode (VSS = 0V, VDD = +2.4V to +5.5V, V<sub>0</sub> = +3V to +14.5V, T<sub>A</sub> = +25°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Shift Clock Period	T <sub>WLP</sub>	-	3.2	-	-	μs
Shift "H" Pulse Width	T <sub>WLP</sub> H	VDD = +5.0V ± 10%	30	-	-	ns
		VDD = +2.4V ~ +4.5V	50	-	-	ns
Data Setup Time	T <sub>SU</sub>	-	50	-	-	ns
Data Hold Time	T <sub>H</sub>	-	50	-	-	ns
Input Signal Rise Time	T <sub>R</sub>	-	-	-	25	ns
Input Signal Fall Time	T <sub>F</sub>	-	-	-	25	ns
DISOFFB Removal Time	T <sub>SD</sub>	-	100	-	-	ns
DISOFFB "L" Pulse Width	T <sub>WDL</sub>	-	1.2	-	-	μs
Output Delay Time (1)	T <sub>DL</sub>	C <sub>L</sub> = 15pF	-	-	200	ns
Output Delay Time (2)	T <sub>PD1</sub> , T <sub>PD2</sub>	C <sub>L</sub> = 15pF	-	-	1.2	μs
Output Delay Time (3)	T <sub>PD3</sub>	C <sub>L</sub> = 15pF	-	-	1.2	μs

## Timing characteristics of common mode



## 9. APPLICATION CIRCUITS

The data transferred from GPLD1120D/GPLD2080A or GPLD1120D/GPLD2120A module will pass to last point.

Please refer to the example. We have an "E" letter (Fig) in computer and want to show it from computer to LCD panel, please see the following six sections, 9.1~9.6.





Fig. "E" letter in computer

## 9.1. (1) Only GPLD1120D Application with SHL=VDD to display 'E' letter in LCD Panel

The SEG signal connected to O88→SEG1, O87→SEG2.....O2→SEG87, O1→SEG88 in PCB layout. You can also use reverse SEG signal connection in PCB layout to mirror display on LCD. A 32COM\*88SEG diagram is shown as below.




**Note1:** VDD and VDD\_LX power node are the same power supply voltage but different power path from external power.

**Note2:** The booster inductor value is recommended 100 µH for VDD=5.5V~3.3V and 220 µH for VDD=3.3V~2.4V.

**Note3:** In only GPLD1120D application, SHL and EIO1 both must be tied to VDD.

## 9.2. (2) Only GPLD1120D Application with SHL=VDD to display 'E' letter in LCD Panel

The SEG signal connected to O1→SEG1, O2→SEG2.....O87→SEG87, O88→SEG88 in PCB layout. You can also use reverse SEG signal connection in PCB layout to mirror display on LCD. A 32COM \* 88SEG diagram is shown as below.




**Note1:** VDD and VDD\_LX power node are the same power supply voltage but different power path from external power.

**Note2:** The booster inductor value is recommended 100 µH for VDD=5.5V~3.3V and 220 µH for VDD=3.3V~2.4V.

**Note3:** In only GPLD1120D application, SHL and EIO1 both must be tied to VDD.

### 9.3. (3) Application with GPLD2080A with SHL=0 to display '3' letter in LCD Panel


The SEG signal connected to O1→SEG1, O2→SEG2.....O119→SEG119, O120→SEG120 in PCB layout. You also can use reverse SEG signal connection in PCB layout to mirror display on LCD. An 80COM \* 120SEG diagram is below.



- Note1:** The segment data shifting direction from GPLD2080 to GPLD1120D is acceded only.
- Note2:** In the case of 80 COMs X 120 SEGs by GPLD1120D+GPLD2080, SHL can be connected to VSS only.
- Note3:** VDD and VDD\_LX power node are the same power supply voltage but different power path from external power.
- Note4:** The booster inductor value is recommended 100 µH for VDD=5.5V~3.3V and 220 µH for VDD=3.3V~2.4V.

## 9.4. (4) Application with GPLD2080A with SHL=0 to display 'E' letter in LCD Panel

The SEG signal connected to O120→SEG1, O119→SEG2...O2→SEG119, O1→SEG120 in PCB layout. You can also use reverse SEG signal connection in PCB layout to mirror display on LCD. An 80COM \* 120SEG diagram is as follows.



**Note1:** The segment data shifting direction from GPLD2080 to GPLD1120D is acceded only.


**Note2:** In the case of 80 COMs X 120 SEGs by GPLD1120D+GPLD2080, SHL can be connected to VSS only.

**Note3:** VDD and VDD\_LX power node are the same power supply voltage but different power path from external power.

**Note4:** The booster inductor value is recommended 100  $\mu$  H for VDD=5.5V~3.3V and 220  $\mu$  H for VDD=3.3V~2.4V.

## 9.5. (5) Application with GPLD2120A with SHL=0 to display 'ㄋ' letter in LCD Panel

The SEG signal connected to O1→SEG1, O2→SEG2...O159→SEG159, O160→SEG160 in PCB layout. You can also use reverse SEG signal connection in PCB layout to mirror display on LCD. An 80COM \* 160SEG diagram is as follows.




**Note1:** VDD and VDD\_LX power node are the same power supply voltage but different power path from external power.

**Note2:** The booster inductor value is recommended 100  $\mu$  H for VDD=5.5V~3.3V and 220  $\mu$  H for VDD=3.3V~2.4V.

## 9.6. (6) Application with GPLD2120A with SHL=VDD to display 'E' letter in LCD Panel

The SEG signal connected to O1→SEG1, O2→SEG2.....O159→SEG159, O160→SEG160 in PCB layout. You can also use reverse SEG signal connection in PCB layout to mirror display on LCD. See the 80COM \* 160SEG diagram below.



**Note1:** VDD and VDD\_LX power node are the same power supply voltage but different power path from external power.

**Note2:** The booster inductor value is recommended 100  $\mu$  H for VDD=5.5V~3.3V and 220  $\mu$  H for VDD=3.3V~2.4V.

---

## 10. PACKAGE/PAD LOCATIONS

### 10.1. Ordering Information

Product Number	Package Type
GPLD1120D-NnnV-C	Chip form

**Note1:** Code number is assigned for customer.

**Note2:** Code number (N = A - Z or 0 - 9, nn = 00 - 99); version (V = A - Z).

## 11. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Generalplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. GENERALPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, GENERALPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. GENERALPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by GENERALPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

---

## 12. REVISION HISTORY

Date	Revision #	Description	Page
Dec. 10, 2010	1.0	Officially Released Version	32
Oct. 19, 2010	0.1	Preliminary Version	32