



GPM6P1015A

16-pin LRC with 16KB OTP ROM

Preliminary

Sep. 06, 2012

Version 0.1

Table of Contents

	<u>PAGE</u>
1. GENERAL DESCRIPTION	4
2. FEATURES	4
3. BLOCK DIAGRAM	5
4. SIGNAL DESCRIPTIONS	6
4.1. PIN DESCRIPTION	6
4.2. PIN ASSIGNMENT (TOP VIEW)	7
4.2.1. SOP16 Package	7
5. FUNCTIONAL DESCRIPTIONS	8
5.1. CENTRAL PROCESSING UNIT	8
5.1.1. CPU Introduction	8
5.1.2. CPU Register	8
5.2. MEMORY ORGANIZATION	10
5.2.1. Introduction	10
5.2.2. Memory Space	10
5.2.3. Configuration Register	10
5.2.4. Special Function Registers (SFR)	12
5.3. CLOCK SOURCE	14
5.4. POWER SAVING MODE	15
5.4.1. Introduction	15
5.4.2. SLEEP Mode	15
5.5. INTERRUPT	17
5.5.1. Introduction	17
5.5.2. Interrupt Register	18
5.6. RESET SOURCES	19
5.6.1. Introduction	19
5.6.2. Power-On Reset (POR)	19
5.6.3. Low Voltage Reset (LVR)	19
5.6.4. Watchdog Timer Reset (WDR)	19
5.7. I/O PORTS	21
5.7.1. Introduction	21
5.7.2. Port B	23
5.7.3. Port C	24
5.7.4. Port D	25
5.8. TIMER MODULE	27
5.8.1. Introduction	27
5.9. MODE 0 TIMER A (12-BIT UP-COUNT TIMER)	27
5.9.1. Mode 0 Timer A PWM with Carrier Signal Mode	27
5.9.2. Mode 0 Timer A PWM without Carrier Signal Mode	31
5.9.3. Mode 0 Timer A Capture and Envelope Detect Mode	32
5.9.4. PWM Carrier Signal Algorithm	37
5.10. MODE 0 TIMER B (12-BIT UP-COUNT TIMER)	38
5.11. IR TRANSFER/RECEIVER MODULE	41
5.12. ALPHABETICAL LIST OF INSTRUCTION SET	42

6. ELECTRICAL CHARACTERISTICS	46
6.1. ABSOLUTE MAXIMUM RATINGS	46
6.2. AC CHARACTERISTICS ($T_A = 25^{\circ}\text{C}$).....	46
6.3. DC CHARACTERISTICS ($V_{DD} = 3.0\text{V}$, $T_A = 25^{\circ}\text{C}$)	46
7. APPLICATION CIRCUITS	47
7.1. APPLICATION CIRCUITS	47
7.2. PCB LAYOUT GUIDELINE.....	48
8. PACKAGE/PAD LOCATIONS	49
8.1. ORDERING INFORMATION	49
8.2. PACKAGE INFORMATION	49
8.2.1. SOP 16.....	49
9. .DISCLAIMER.....	50
10. REVISION HISTORY	51

16-PIN Learning Remote Controller with 16KB OTP ROM

1. GENERAL DESCRIPTION

This document contains device-specific information for the following devices: GPM6P1015A is a chip especially designed for remote control featuring 256 bytes built-in SRAM and 16K bytes built-in OTP ROM. It includes three Timers and up to 13 software selectable general I/Os. Additionally, It provides one frequency programmable and duty selectable Pulse Width Modulation (PWM) output for remote control. And it provides built-in capture mode timer for input signal frequency detecting by infrared learning function. It operates over a wide voltage range of 2.0V - 3.6V@4MHz. It has a SLEEP mode for power savings which retains RAM's contents, but stops the oscillator and causes all other functions to be inoperative. The SLEEP mode can be released by using external wakeup sources. Especially, it has a very accurate internal OSC, which matches the specification $\pm 1.5\%$ (typ) @ 2.0V~3.6V Meanwhile, the built-in IR transfer module can make IR control and utilization easily.

2. FEATURES

■ CPU

- 151 instructions
- 13 addressing modes
- Up to 8MHz clock operation

■ Memories

- GPM6P1015A
 - 16K bytes program OTP ROM
 - 256 bytes RAM including stack area

■ Reset Management

- Enhanced reset system
- Power On Reset (POR)
- Low Voltage Reset (LVR)
- Watchdog Reset (WDR)

■ Interrupt Management

- 8 internal interrupts

■ I/O Ports

- Max. 12 multifunction bi-directional I/Os. And each body has a VPP pin with input (with pull low or high resistor) and output low multifunction.
- Each incorporates with pull-up resistor, pull-down resistor or floating input, depending on programmer's settings on the corresponding registers.
- I/O ports with LED driving capability
- I/O ports with 16mA sink current

■ Clock Management

- Internal oscillator: 4MHz $\pm 1.5\%$ (typ), @ 2.0V~3.6V
- Crystal input: 4~ 8MHz @ 2.0V~3.6V

■ Power Management

- One power saving mode: SLEEP mode

■ One Analog Peripheral

- LVR: Low Voltage Reset (1.8V or 2.2V selectable through code option)

■ 12-bit up-count Timer (Timer A)

- Timer mode with clock source selectable
- PWM output in carrier signal mode with duty and driver current programmable
- PWM output in no carrier signal mode with driver current programmable
- Capture the input signal frequency
- Detect the signal envelop

■ 12-bit up-count Timer (Timer B)

- Timer mode with clock source selectable
- Timer A's carry signal can be its clock source

■ Watchdog Timer

- Frequency: 0.95Hz @4MHz(System Clock)

■ Key Wakeup

- Key change wake-up from SLEEP mode

■ IR

- Built-in IR TX can drive IR LED with up to 200mA driving capability @ VDD=3.0V & V_{RMT}=3.0V.
- Built-in IR RX can supply capture function with sensitivity adjustable. (2uA, 5uA, 8uA, 11uA)

Table 2-1 GPM6P1015A Configuration

Part NO.	ROM Type	Voltage (V)	Speed (MHz)	ROM (Byte)	RAM (Byte)	IR Tx/Rx	CCP			CPU OSC.		IO No.	PKG
							CAP	CNT	PWM	INT	XTAL		
GPM6P1015A	OTP	2.4~3.6	8	16K	256	Tx/Rx	1	1	1	•	•	13	SOP16
		2.0~3.6	4										

3. BLOCK DIAGRAM




Figure 3-1 The GPM6P1015A block diagram

4. SIGNAL DESCRIPTIONS


4.1. Pin Description

Type: I = Input, O = Output, S = Supply

Pin Name	SOP16	Type	Main Function	Alternate Function
PB5	4	I/O	PortB[5:0]: Bi-directional programmable input/output port. It can be configured as pull-up resistor, pull-down resistor or floating input, open-drain PMOS output, or CMOS output. The sink current (I_{OL}) of this I/O can reach 16mA ($V_{DD} = 3.0V$, $V_{OL} = 0.2*V_{DD}$), enough to drive LED. Normal wakeup source. If Key is changed, chip will wake up from sleep mode. Key scan wakeup source. If key change is detected, chip will wake up from sleep mode.	
PB4	3	I/O		
PB3	2	I/O		
PB2	1	I/O		
PB1	16	I/O		
PB0	15	I/O		
PC0	14	I/O	PortC[0]: Bi-directional programmable input/output port. It can be configured as pull-up resistor, pull-down resistor or floating input, open-drain PMOS output, or CMOS output. The sink current (I_{OL}) of this I/O can reach 16mA ($V_{DD} = 3.0V$, $V_{OL} = 0.2*V_{DD}$), enough to drive LED. Key scan wakeup source. If key change is detected, chip will wake up from sleep mode.	
VPP / PD5	10	I/O	VPP Power Supply: OTP Program power supply. PortD[5]: Bi-directional programmable input/output port. It can be configured as pull-up resistor, pull-down resistor or floating input, open-drain NMOS output. The sink current (I_{OL}) of this I/O can reach 16 mA ($V_{DD} = 3.0V$, $V_{OL} = 0.2*V_{DD}$), enough to drive LED. Key scan wakeup source. If key change is detected, chip will wake up from sleep mode.	
PD4	9	I/O	PortD[4:2]: Bi-directional programmable input/output port. It can be configured as pull-up resistor, pull-down resistor or floating input, open-drain PMOS output, or CMOS output. The sink current (I_{OL}) of this I/O can reach 16 mA ($V_{DD} = 3.0V$, $V_{OL} = 0.2*V_{DD}$), enough to drive LED. Key scan wakeup source. If key change is detected, chip will wake up from sleep mode.	
PD3	8	I/O		
PD2	7	I/O		
XTI / PD1	6	I/O	Crystal Input: It will be connected with external crystal for a crystal oscillation circuitry in crystal mode. PortD[1]: Bi-directional programmable input/output port. It can be configured as pull-up resistor, pull-down resistor or floating input, open-drain PMOS output, or CMOS output. The sink current (I_{OL}) of this I/O can reach 16mA ($V_{DD} = 3.0V$, $V_{OL} = 0.2*V_{DD}$), enough to drive LED.	
XTO / PD0	5	I/O	Crystal Output: It is connected with external crystal for a crystal oscillation circuitry in crystal mode. PortD[0]: Bi-directional programmable input/output port. It can be configured as pull-up resistor, pull-down resistor or floating input, open-drain PMOS output, or CMOS output. The sink current (I_{OL}) of this I/O can reach 16 mA ($V_{DD} = 3.0V$, $V_{OL} = 0.2*V_{DD}$), enough to drive LED. Key scan wakeup source. If key change is detected, chip will wake up from sleep mode.	
RMT	11	O	Remote IR signal transmit or receive pin.	
VDD	12	S	Power supply	
VSS	13	S	Ground	

4.2. PIN Assignment (Top View)

4.2.1. SOP16 Package



5. FUNCTIONAL DESCRIPTIONS

5.1. Central Processing Unit

5.1.1. CPU Introduction

The microprocessor of GPM6P1015A is a high performance processor equipped with six internal registers: accumulator, program counter, X register, Y register, stack pointer, and processor status register. This CPU is a fully static CMOS design. The oscillation frequency can be varied up to 8.0MHz depending on the application.

5.1.2. CPU Register

The CPU has six registers that are the Program Counter (PC), an Accumulator (A), two index registers (X, Y), the Stack Pointer (SP), and the Status register (P). The program counter consists of 16-bit register.




Figure 5-1 System registers

X, Y Register

In address mode, X and Y registers can be used as index registers or buffer registers. These register contents are added to the specified address, which becomes the actual address. Some operations such as increment, decrement, comparison and data transfer function can be used in X and Y registers.

Accumulator

The accumulator is an 8-bit general-purpose register, which can be operated with transfer, temporary saving, condition judgment, etc.

Stack Pointer

The CPU has an 8-bit-wide register indicating the location in the stack to be accessed (push or pop) when a subroutine call or interrupt occurs.

When subroutine call is executed or an interrupt occurrence is accepted, the value of stack point is updated automatically.




Figure 5-2 Stack point register

[Example] 5-1 Initialized stack point value

```
LDX #C_STACK_BOTTOM ; Initial stack pointer at $1FF
TXS ; Transfer to stack point
```

Program Counter (PC)

The program counter is a 16-bit wide register. It consists of two 8-bit registers, PCH and PCL. This register indicates the address of next instruction to be executed. In Reset state, the content of program counter is stored with \$FFFC.

Status Register (P)

The 8-bit status register contains the interrupt mask and 6 flags representative of the result of the instruction just executed. This register can also be handled by the PHP and PLP instructions. These bits can be individually controlled by specific instructions. The detailed description is shown in following description.

Note: Not all instructions affect status register. A detailed instruction description will be discussed in 6502 instruction manual.

❑ Negative flag bit

This flag indicates the bit7 status of the result of a data or arithmetic operation. Programmer can use this bit to do some operations, e.g. branch condition or bit operation.

❑ Overflow flag bit

This flag indicates whether the overflow has occurred in arithmetic operation. When the result of an addition or subtraction is over +127 or less than -128, this overflow bit is set to '1'.

❑ **Decimal mode flag**

This flag indicates which mode is operated by arithmetic operation. The CPU has two operation modes, binary mode and decimal mode for arithmetic operation. Programmer can use the instruction to change modes.

❑ **Interrupt disable flag**

This bit can enable or disable all interrupts except NMI interrupt source. If this bit is set to '1', CPU will ignore interrupt signal. On the contrary, if this bit is set to '0', CPU will accept interrupt signal.

❑ **Zero flag**

This flag indicates the result of a data or arithmetic operation. If the result is equal to zero, the zero flag is set to '1'. Contrary, this bit is set to '0' by other values.

❑ **Carry flag**

This bit is set to '1' if the result of addition operation generates a carry, or if the result of subtraction does not generate a borrow. In addition, some shift instructions or rotate instructions also change this bit.




Figure 5-3 Status register

5.2. Memory Organization

5.2.1. Introduction

GPM6P1015A separates address spaces to program memory and data memory. Program memory can be read only. GPM6P1015A contains up to 16K bytes of program memory. Data memory that contains 256 bytes of RAM including stack area can be read and written.

5.2.2. Memory Space

Memory address allocations in GPM6P1015A is divided into several parts. The first 128 addresses are allocated for special function registers, including function control registers and I/O control registers, which allow programmer to use the first page instruction to set up this register and help to reduce program size.




Figure 5-4 shows GPM6P1015A memory map.

GPM6P1015A's RAM consists of 256 bytes (including Stack). In CPU view, the RAM locations are from \$080 through \$FF and from \$180 to \$1FF. They are mapped to \$000~\$07F and \$080~\$0FF respectively in RAM view.

GPM6P1015A supports 16K bytes of ROM. In CPU view, the ROM address is located on \$4000 ~ \$7FFF. And the ROM area, \$C000~\$FFFF, is always double mapped to the area \$00000 to \$03FFF.

The address of NMI, $\overline{\text{RESET}}$ and IRQ exception vectors are located from \$FFFA to \$FFFF. The exception vectors should be specified in the program to have proper operation.




Figure 5-5 Interrupt vector area

[Example] 5-2 Interrupt vector table in software

```
VECTOR:      .SECTION
             DW      V_NMI
             DW      V_Reset
             DW      V_IRQ
```

5.2.3. Configuration Register

The configuration register is used to set up the operation condition. And its CPU view address is \$FFF8 & \$FFF9. It is mapped to the special reserved ROM address \$3FF8 & \$3FF9 (for 16K ROM); GPM6P1015A has the following configuration options:

- Crystal resonator or internal oscillator clock source option.
- LVR enable or disable option.
- Watchdog enable or disable option.
- IOSC frequency 4MHz.
- LVR trigger voltage 1.8V or 2.2V selection option.

Users can refer to the Device Configuration Register and set it in [Project/ Setting/ Configuration Register] of Fortis IDE as Figure 5-6.

Device Configuration Register (OPCODE0, \$FFF8)

BIT	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	OPTCHK2	OPTCHK1	OPTCHK0	SECURITY	Reserved	WDTENB	LVRENB	SYSCLKS
Access	R	R	R	R	R	R	R	R
Default	1	1	1	1	1	1	1	1

- Bit [7:4] **OPTCHK [2:0]:** Configuration Check bits must be filled in 101.
SECURITY: disable/enable security protection. Read or not read data from OTPROM
1: Security disable
0: Security enable
- Bit [3] Reserved
- Bit [2] **WDTENB:** disable/enable watchdog
0= WDT is enabled
1= WDT is disabled
- Bit [1] **LVRENB:** disable/enable LVR
0= LVR is enabled
1= LVR is disabled
- Bit [0] **SYSCLKS:** IOSC (internal) / Crystal selection
0= IOSC
1= Crystal

Device Configuration Register (OPCODE1, \$FFF9)

BIT	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LVRVSEL	Reserved
Access	R	R	R	R	R	R	R	R
Default	1	1	1	1	1	1	1	1

- Bit [7:2] Reserved
- Bit [1] **LVRVSEL:** LVR trigger voltage selection
0= LVR trigger voltage is 1.8V
1= LVR trigger voltage is 2.2V




Figure 5-6 Device Configuration Register set in Fortis IDE

5.2.4. Special Function Registers (SFR)

GPM6P1015A has many control registers. All of the control registers are used by MCU and peripheral function block for controlling the desired operations. Some control registers contain control and status bits for peripheral module such as Timer unit, Interrupt control unit, etc. Note that the reserved addresses are

not implemented on the chip. Some bits in control register are read only. When writing to them, there is no any effect on the corresponding bits. The following table shows the summary of the control registers. The detailed information of each control registers are explained in each peripheral section.

GPM6P1015A Special Function Registers Description

\$0000~\$000A: I/O port

Address	Register	Reset Value	R/W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
\$00	P_IOB_DIR	00h	R/W	R/0	R/0	Port B Direction control					
\$01	P_IOC_DIR	00h	R/W	R/0	R/0	R/0	R/0	R/0	R/0	R/0	Port C Direction control
\$02	P_IOD_DIR	00h	R/W	R/0	R/0	Port D Direction control					
\$04	P_IOB_ATT	00h	R/W	R/0	R/0	Port B attribute register					
\$05	P_IOC_ATT	00h	R/W	R/0	R/0	R/0	R/0	R/0	R/0	R/0	Port C attribute register
\$06	P_IOD_ATT	00h	R/W	R/0	R/0	Port D attribute register					
\$08	P_IOB_DAT	00h	R/W	R/0	R/0	Write data into the Port B data register and read data from the I/O pad.					
\$09	P_IOC_DAT	00h	R/W	R/0	R/0	R/0	R/0	R/0	R/0	R/0	Write data into the Port C data register and read data from the I/O pad.
\$0A	P_IOD_DAT	00h	R/W	R/0	R/0	Write data into the Port D data register and read data from the I/O pad.					

\$0011~\$001D: INT Flag & other special register

Address	Register	Reset Value	R/W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
\$11	P_PWM_DRV	00h	W	-	R/0	R/0	R/0	PWMDRV0	-	-	-
	P_RX_SEN	00h	W	-	R/0	R/0	R/0	-	TMACAPS	SENSE1	SENSE0
\$12	P_SYS_SLEEP	00h	W	C_SYS_SLEEP= AAH (Write other data system to reset.)							
\$13	P_INT_CTRL	00h	R/W	TMADTE	TMAOIE	CAPIE	TMBOIE	F1KIE	F4KIE	F32KIE	F2MIE
\$14	P_INT_FLAG	00h	R/W	TMADTF	TMAOIF	CAPIF	TMBOIF	F1KIF	F4KIF	F32KIF	F2MIF
\$16	P_INT_FLAGC	00h	R/W	ENVDET	R/0	R/0	R/0	R/0	R/0	R/0	R/0
\$17	P_TIM_SEL	00h	R/W	-	IRENB	NCDTEN	R/0	R/0	R/0	R/0	R/0
\$1B	P_SC_IOB	00h	R/W	R/0	R/0	PB5SE	PB4SE	PB3SE	PB2SE	PB1SE	PB0SE
\$1C	P_SC_IOC	00h	R/W	R/0	R/0	R/0	R/0	R/0	R/0	R/0	PC0SE
\$1D	P_SC_IOD	00h	R/W	R/0	R/0	PD5SE	PD4SE	PD3SE	PD2SE	PD1SE	PD0SE

\$0020~0026: Timer control

Address	Register	Reset Value	R/W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
\$20	P_WDT_CTRL	00h	W	C_WDT_CLR= AAH (Write other data system to reset.)							
\$21	P_TMA_CTRL	00h	R/W	TMAES	CAPEG	TMACLK1	TMACLK0	TMADUT1	TMADUT0	TMAMOD1	TMAMOD0
\$22	P_TMB_CTRL	00h	R/W	TMBES	-	TMBCLK1	TMBCLK0	-	-	-	-
\$23	P_TMA_CNTL	xxh	R	Mode 0 timer A Counter Low Byte 8-bit Pre-value for COUNTER mode.							
	P_TMA_PWML		W	Mode 0 timer A PWM carrier signal Low Byte 8-bit Period Value for PWM mode.							
	P_TMA_CAPL		R	Mode 0 timer A received carrier signal Low Byte 8-bit Period Width value for CAPTURE mode.							
	P_TMA_ENVL		W	Mode 0 timer A received carrier signal Low Byte 8-bit Period Width pre-value for ENVELOPE mode.							
\$24	P_TMA_CNTH	xxh	R	R/0	R/0	R/0	R/0	Mode 0 timer A Counter High Byte 4-bit Pre-value for COUNTER mode.			
	P_TMA_PWMH		W	-	-	-	R/0	Mode 0 timer A PWM carrier signal High Byte 4-bit Period Value for PWM mode.			
	P_TMA_CAPH		R	R/0	R/0	R/0	R/0	Mode 0 timer A received carrier signal High Byte 4-bit Period Width value for CAPTURE mode.			
	P_TMA_ENVH		W	-	-	-	R/0	Mode 0 timer A received carrier signal High Byte 4-bit Period Width pre-value for ENVELOPE mode.			
\$25	P_TMB_CNTL	xxh	R	Mode 0 timer B Counter Low Byte 8-bit Pre-value.							
	P_TMB_REGL		W	Mode 0 timer B Low Byte 8-bit Register.							
\$26	P_TMB_CNTH	xxh	R	R/0	R/0	R/0	R/0	Mode 0 timer B Counter High Byte 4-bit Pre-value.			
	P_TMB_REGH		W	-	-	-	-	Mode 0 timer B High Byte 4-bit Register			

5.3. Clock Source

GPM6P1015A supports Crystal / Ceramic or Internal oscillator, as shown in the following diagram, Figure 5-7. They can be selected by device configuration register at address (\$FFF8.0) and can be

set in Fortis IDE, as Figure 5-6.

The detailed configuration register setting of device has been given in [Section 5.2.3 Configuration Register](#).




Figure 5-7 Two types of clock sources

5.4. Power Saving Mode

5.4.1. Introduction

To reduce the current consumption when the system does not need to be active, SLEEP mode can be utilized. The mode is able to reduce power consumption and save power. It also features different wakeup times. User must write corresponding

value to SLEEP Control Register to enter SLEEP mode. For more information about SLEEP mode, please see Figure 5-8 and it will be depicted in the next section.




Figure 5-8 Power saving mode operation

5.4.2. SLEEP Mode

The SLEEP mode function will disable all system clocks, including the clock generation circuit. Once the system enters SLEEP mode, LVR function is disabled, RAM and I/Os will remain in their previous states until being awakened. The system will be awakened by any state change on port B (M-Type Key) or any key press (T-Type Key). After GPM6P1015A is awakened, the internal CPU will remain at previous state until $T_w \geq 65536 \times T_1$

(T_w = waiting time & T_1 = system clock cycle); and then continue to process the program. (See Figure 5-9).

$$T_1 = 1 / (F_{CPU}), T_w \geq 65536 \times T_1$$

To enter SLEEP mode, programmer must write #C_SYS_SLEEP (\$AA) to SLEEP control register (P_SYS_SLEEP).




Figure 5-9 SLEEP mode

SLEEP Control Register (P_SYS_SLEEP, \$0012)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	SLEEPCTRL7	SLEEPCTRL6	SLEEPCTRL5	SLEEPCTRL4	SLEEPCTRL3	SLEEPCTRL2	SLEEPCTRL1	SLEEPCTRL0
ACCESS	W	W	W	W	W	W	W	W

Bit [7:0] **SLEEPCTRL** [7:0]: Operation mode control.
 \$AA = write to enter SLEEP mode (C_SYS_SLEEP)
 Other data = reset system

[Example] 5-3 Let MCU enter SLEEP mode

```
LDA    P_JOB_DAT          ; latch PortB
LDA    #C_SYS_SLEEP      ; SLEEP command $AA
STA    P_SYS_SLEEP       ; go to sleep mode
```


5.5. Interrupt

5.5.1. Introduction

GPM6P1015A provides eight types of interrupt sources with the same normal interrupt level. The eight types of interrupt sources are TimerA envelope detect interrupt, Timer A capture interrupt, Timer A overflow interrupt, Timer B overflow interrupt, time $F_{osc}/1024$ interrupt, time $F_{osc}/4096$ interrupt, time $F_{osc}/32768$ interrupt, time $F_{osc}/2097152$ interrupt.

These interrupts have individual status (occurred or not) and control (enabled or not) registers. In general, once an interrupt event occurs, the corresponding flag bit will be set. If the related interrupt control bit is set to enable interrupt, an interrupt request signal will be generated and then CPU executes the interrupt service routine. If the related interrupt control bit is disabled, programmer can still observe the corresponding flag bit, but no

interrupt request signal will be generated. The interrupt flag bits must be cleared in the interrupt service routine to prevent program from deadlock. With any instruction, interrupts pending during the previous instruction is served.

Before entering interrupt service routine, the system saves the current PC address into bottom of the stack such as address \$1FF and \$1FE in Figure 5-10. And abstract the interrupt service routine first address from \$FFFE and \$FFFF. In a corresponding way, the system abstract the return PC address from the bottom of the stack when finishing the interrupt service (See Figure 5-11).

These interrupt sources are listed as [Table] 5-1 and will be described in corresponding section.

[Table] 5-1 Interrupt source list

Source	Interrupt Flag Register	Interrupt Control Register	Source	Interrupt Flag Register	Interrupt Control Register
Envelope Detect Interrupt	TMADTF(\$0014.7)	TMADTE(\$0013.7)	Time $F_{osc}/1024$	F1KIF(\$0014.3)	F1KIE(\$0013.3)
Timer A Overflow	TMAOIF(\$0014.6)	TMAOIE(\$0013.6)	Time $F_{osc}/4096$	F4KIF(\$0014.2)	F4KIE(\$0013.2)
Capture Interrupt	CAPIF(\$0014.5)	CAPIE(\$0013.5)	Time $F_{osc}/32768$	F32KIF(\$0014.1)	F32KIE(\$0013.1)
Timer B Overflow	TMBOIF(\$0014.4)	TMBOIE(\$0013.4)	Time $F_{osc}/2097152$	F2MIF(\$0014.0)	F2MIE(\$0013.0)




Figure 5-10 Interrupt triggered by IRB




Figure 5-11 Leave interrupt routine

5.5.2. Interrupt Register

Interrupt Flag Register (P_INT_FLAG, \$0014)

BIT	7	6	5	4	3	2	1	0
Name	TMADTF	TMAOIF	CAPIF	TMBOIF	FD1KIF	FD4KIF	FD32KIF	FD2MIF
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

This flag is cleared by writing the corresponding bit by "1".

Bit 7 **TMADTF**: Timer A envelope detect interrupt flag

0 = no event

1 = event has occurred

Bit 6 **TMAOIF**: Timer A overflow interrupt flag

0 = no event

1 = event has occurred

Bit 5 **CAPIF**: Timer A capture interrupt flag

0 = no event

1 = event has occurred

Bit 4 **TMBOIF**: Timer B overflow interrupt flag

0 = no event

1 = event has occurred

Bit 3 **FD1KIF**: Time Fosc/1024 interrupt flag

0 = no event

1 = event has occurred

Bit 2 **FD4KIF**: Time Fosc/4096 interrupt flag

0 = no event

1 = event has occurred

Bit 1 **FD32KIF**: Time Fosc/32768 interrupt flag

0 = no event

1 = event has occurred

Bit 0 **FD2MIF**: Time Fosc/2097152 interrupt flag

0 = no event

1 = event has occurred

Interrupt Control Register (P_INT_CTRL, \$0013)

BIT	7	6	5	4	3	2	1	0
Name	TMADTE	TMAOIE	CAPIE	TMBOIE	FD1KIE	FD4KIE	FD32KIE	FD2MIE
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit 7 **TMADTE**: Timer A envelope detect interrupt enable bit

0 = interrupt disable

1 = interrupt enable

Bit 6 **TMAOIE**: Timer A overflow interrupt enable bit

0 = interrupt disable

1 = interrupt enable

Bit 5 **CAPIE**: Timer A capture interrupt enable bit

0 = interrupt disable

1 = interrupt enable

Bit 4 **TMBOIE**: Timer B overflow interrupt enable bit

0 = interrupt disable

1 = interrupt enable

Bit 3 **FD1KIE**: Time Fosc/1024 interrupt enable bit

0 = interrupt disable

1 = interrupt enable

Bit 2 **FD4KIE**: Time Fosc/4096 interrupt enable bit

0 = interrupt disable

1 = interrupt enable

Bit 1 **FD32KIE**: Time Fosc/32768 interrupt enable bit

0 = interrupt disable

1 = interrupt enable

Bit 0 **FD2MIE**: Time Fosc/2097152 interrupt enable bit

0 = interrupt disable

1 = interrupt enable

Envelope Detect Register (P_INT_FLAGC, \$0016)

BIT	7	6	5	4	3	2	1	0
Name	ENVDET	-	-	-	-	-	-	-
Access	R	-	-	-	-	-	-	-
Default	0	-	-	-	-	-	-	-

Bit 7 **ENVDET**: Envelope flag shows whether envelope exists or not.

0 = no envelope exists

1 = envelope exists

Bit [6:0] Reversed

[Example] 5-4 Enable Timer A overflow interrupt

```

;=====;
; main loop routine
;=====;
LDA  #C_INT_TMAOIE
STA  P_INT_CTRL           ; enable Timer A overflow INT
CLI                               ; enable INT
;=====;
;IRQ interrupt service routine
;=====;
LDA  #C_INT_TMAOIF
STA  P_INT_FLAG           ; clear INT request flag
STA  P_INT_CTRL           ; enable Timer A overflow INT

```

5.6. Reset Sources

5.6.1. Introduction

There are three types of reset sources for the system, Power-On Reset (POR), Low Voltage Reset (LVR), Watchdog Timer Reset (WDR). These reset sources can be concluded as external

events and internal events. The internal events come from program execution. Figure 5-12 shows the affected region for each reset source.




Figure 5-12 Reset sources

5.6.2. Power-On Reset (POR)

A POR is generated when VDD is rising from 0V. When VDD rises to an acceptable level (~1.45V), the power on reset circuit will start a power-on sequence. After that, the system will operate in target speed and start activating.

5.6.3. Low Voltage Reset (LVR)

The on-chip Low Voltage Reset (LVR) circuitry forces the system entering RESET mode when the MCU voltage falls below the specific LVR trigger voltage. This function prevents MCU from working at an invalid operating voltage range.

A device configuration register bit \$FFF8.1 (can be set in Fortis IDE

as Figure 5-6) is used to enable or disable this function. If this function is enabled, the LVR circuit will monitor power level while chip is operating.

5.6.4. Watchdog Timer Reset (WDR)

On-chip watchdog circuitry makes the device entering reset when MCU enters into an unknown state without watchdog clearing information. This function prevents the MCU from being stuck in an abnormal condition. The Watchdog Timer (WDT) can be disabled or enabled through configuration register bit \$FFF8.2 (can be set in Fortis IDE as Figure 5-6). The Watchdog Timer Reset will be generated by a time-out event of the WDT automatically when watchdog is enabled.

The Watchdog Timer Reset will reset the CPU and restart the program. To avoid a WDT time-out reset, user should write # C_WDT_CLR (=0x000000AA) to P_WDT_CTRL periodically. If a reset

signal is generated, it will also clear the WDT counter and restart the WDT.

Different Reset Sequences as the following figures:




Figure 5-13 Reset Sequence




Figure 5-14 Power-On Reset Sequence




Figure 5-15 Watchdog Reset Sequence

Watchdog Control Register (P_WDT_CTRL, \$0020)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	WDTCTRL7	WDTCTRL6	WDTCTRL5	WDTCTRL4	WDTCTRL3	WDTCTRL2	WDTCTRL1	WDTCTRL0
ACCESS	W	W	W	W	W	W	W	W

Bit [7:0] **WDTCTRL [7:0]**: Operation mode control register
 \$AA = write to clear watchdog CNT (C_WDT_CLR)
 Other data = reset system

[Example] 5-5 Clear watchdog counter

```

LDA    # C_WDT_CLR                ; Clear watchdog command $AA
STA    P_WDT_CTRL
```

5.7. I/O PORTS

5.7.1. Introduction

GPM6P1015A has three ports, Port B, Port C and Port D. These IO pins may be multiplexed with an alternative function for peripheral features on the device. In general, when an initial reset state occurs, all ports are used as a general purpose input port. There are three parts in these IO structures: data, direction and attribution registers. Each corresponding bit in these ports should be given a value.

In M-Type keyboard application, Port B should be configured as input ports, and in sleep mode any change occurred in these ports will cause system wakeup. In T-Type keyboard application, each Port B, Port C and Port D can be selected as scan key independently by configuring register P_SC_IOX. If port is

configured as scan key, it works as input with pull high resistor and output fixed frequency low pulse in sleep mode. Any of the keys touch will cause system wakeup.

The setting rules are as follows:

- The direction setting determines whether this pin is an input or an output.
- The data register is used to read the value on the port, which can be different when programmer sets the port to different configuration (input pull-high/pull- low).

Please refer to the [Table] 5-1 for PD[5] and [Table] 5-2 for PB[5:0], PC[0], PD[4:0]'s setting.

[Table] 5-1 I/O Configurations (for PD[5])

Attribution (P_IOX_ATT)	Direction (P_IOX_DIR)	Data (P_IOX_DAT)	Function	Description
0	0	0	Floating	Input with float
0	0	1	Pull low	Input with pull-low
0	1	0	Driving low	Output Data
0	1	1	Floating	float
1	0	0	Floating	Input with float
1	0	1	Pull high	Input with pull-high
1	1	0	Floating	float
1	1	1	Driving low	Output Data

[Table] 5-2 I/O Configurations (for PB[5:0], PC[0] and PD[4:0])

Attribution (P_IOX_ATT)	Direction (P_IOX_DIR)	Data (P_IOX_DAT)	Function	Description
0	0	0	Floating	Input with float
0	0	1	Pull low	Input with pull-low
0	1	0	Driving low	Output Data
0	1	1	Driving High	Output Data
1	0	0	Floating	Input with float

Attribution (P_IOX_ATT)	Direction (P_IOX_DIR)	Data (P_IOX_DAT)	Function	Description
1	0	1	Pull high	Input with pull-high
1	1	0	Driving High	Output Data
1	1	1	Driving low	Output Data




Figure 5-16 Block diagram of I/O port (PD[5])




Figure 5-17 Block diagram of I/O port (PB[5:0], PC[0] and PD[4:0])

5.7.2. Port B

Port B is a 6-bit programmable bi-directional port. The port is controlled by direction control register P_IOB_DIR, and attribution register P_IOB_ATT. Reading P_IOB_DAT will get the real IO value.

Port B Direction Register (P_IOB_DIR, \$0000)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	P_IOB_DIR					
ACCESS	-	-	R/W					
DEFAULT	00h							

Bit [7:6] Reserved

Bit [5:0] **P_IOB_DIR**: Port B direction register.
0 = input
1 = output

Port B Attribution Register (P_IOB_ATT, \$0004)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	P_IOB_ATT					
ACCESS	-	-	R/W					
DEFAULT	00h							

Bit [7:6] Reserved

Bit [5:0] **P_IOB_ATT**: Port B attribution register

Port B Data Register (P_IOB_DAT, \$0008)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	P_IOB_DAT					
ACCESS	-	-	R/W					
DEFAULT	00h							

Bit [7:6] Reserved

Bit [5:0] **P_IOB_DAT**: Port B Data value.
Read to get Port B value
Write to configure output high/low or configure input with pull high/low resistor.

[Example] 5-6 Set Port B [3:0] as output with low data and Port B [5:4] as input with pulling high.

```

LDA    #$0F                ; store accumulator with $0F
STA    P_IOB_DIR           ; set direction
LDA    #$00                ; store accumulator with $00
STA    P_IOB_ATT           ; set attribute
LDA    #$30                ; store accumulator with $30
STA    P_IOB_DAT           ; set Port Data

```

[Example] 5-7 Set Port B [5:0] as input with floating.

```

LDA    #$00                ; store accumulator with $00
STA    P_IOB_ATT           ; set direction
STA    P_IOB_DIR           ; set attribute
STA    P_IOB_DAT           ; set Port Data

```

The Port B can be configured as scan key or not by key scan selection register.

Port B Key Scan Select Register (P_SC_IOB, \$001B)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	PB5SE	PB4SE	PB3SE	PB2SE	PB1SE	PB0SE
ACCESS	-	-	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT	00h							

Bit [7:6] Reserved

Bit [5:0] **P_SC_IOB**: Port B Key scan select register.

0: no key scan function

1: with key scan function.

[Example] 5-8 Set PB[3:0] as key scan port.

```
LDA    #$0F
STA    P_SC_IOB           ; set PB[3:0] as key scan port
```

5.7.3. Port C

Port C is a 1-bit programmable bi-directional port. The port is controlled by direction control register P_IOC_DIR, and attribution register P_IOC_ATT. Reading P_IOC_DAT will get the real IO value.

Port C Direction Register (P_IOC_DIR, \$0001)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	-	-	-	-	-	P_IOC_DIR
ACCESS	-	-	-	-	-	-	-	R/W
DEFAULT	00h							

Bit [7:1] Reserved

Bit [0] **P_IOC_DIR**: Port C direction register.

0 = input

1 = output

Port C Attribution Register (P_IOC_ATT, \$0005)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	-	-	-	-	-	P_IOC_ATT
ACCESS	-	-	-	-	-	-	-	R/W
DEFAULT	00h							

Bit [7:1] Reserved

Bit [0] **P_IOC_ATT**: Port C attribution register

Port C Data Register (P_IOC_DAT, \$0009)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	-	-	-	-	-	P_IOC_DAT
ACCESS	-	-	-	-	-	-	-	R/W
DEFAULT	00h							

Bit [7:1] Reserved

Bit [0] **P_IOC_DAT**: Port C Data value.

Read to get Port C value

Write to configure output high/low or configure input with pull high/low resistor.

[Example] 5-9 Set Port C [0] as output with high data.

```

LDA   #$01                ; store accumulator with $01
STA   P_IOC_DIR           ; set direction
LDA   #$01                ; store accumulator with $01
STA   P_IOC_ATT          ; set attribute
LDA   #$01                ; store accumulator with $01
STA   P_IOC_DAT          ; set Port Data
    
```

[Example] 5-10 Set Port C [0] as input with pulling low.

```

LDA   #$00                ; store accumulator with $00
STA   P_IOC_DIR           ; set direction
STA   P_IOC_ATT          ; set attribute
LDA   #$01                ; store accumulator with $01
STA   P_IOC_DAT          ; set Port Data
    
```

The Port C can be configured as scan key or not by key scan select register.

Port C Key Scan Select Register (P_SC_IOC, \$001C)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	-	-	-	-	-	PC0SE
ACCESS	-	-	-	-	-	-	-	R/W
DEFAULT	00h							

Bit [7:1] Reserved

Bit [0] **P_SC_IOC**: Port C Key scan select register.

- 0: no key scan function
- 1: with key scan function

[Example] 5-11 Set PC[0] as key scan port.

```

LDA   #$01
STA   P_SC_IOC            ; set PC[0] as key scan port
    
```

5.7.4. Port D

Port D is a 6-bit programmable bi-directional port. The port is controlled by direction control register P_IOD_DIR, and attribution register P_IOD_ATT. Reading P_IOD_DAT will get the real IO value. In addition, Port D is multiplexed with various special

functions. After reset, the default setting for port D is used as general I/O ports. And PD5 can set as input pull low/high or driver low but without driver high function.

[Table] 5-3 Port D function list

Port D Pin	BIT	Shared function
PD0	Bit0	Crystal output (XTO)
PD1	Bit1	Crystal input (XTI)
PD5	Bit5	OTP program power supply (VPP)

Port D Direction Register (P_IOD_DIR, \$0002)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	P_IOD_DIR					
ACCESS	-	-	R/W					
DEFAULT	00h							

Bit [7:6] Reserved
 Bit [5:0] **P_IOD_DIR**: Port D direction register.
 0 = input
 1 = output

Port D Attribution Register (P_IOD_ATT, \$0006)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	P_IOD_ATT					
ACCESS	-	-	R/W					
DEFAULT	00h							

Bit [7:6] Reserved
 Bit [5:0] **P_IOD_ATT**: Port D attribution register

Port D Data Register (P_IOD_DAT, \$000A)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	P_IOD_DAT					
ACCESS	-	-	R/W					
DEFAULT	00h							

Bit [7:6] Reserved
 Bit [5:0] **P_IOD_DAT**: Port D Data value.
 Read to get Port D value
 Write to configure output high/low or configure input with pull high/low resistor.

[Example] 5-12 Set Port D[1:0] as output with low data.

```

LDA    #$03                ; store accumulator with $03
STA    P_IOD_DIR           ; set direction
LDA    #$00                ; store accumulator with $00
STA    P_IOD_ATT          ; set attribute
STA    P_IOD_DAT          ; set port data
  
```

The Port D can be configured as scan key or not by key scan select register.

Port D Key Scan Select Register (P_SC_IOD, \$001D)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	PD5SE	PD4SE	PD3SE	PD2SE	PD1SE	PD0SE
ACCESS	-	-	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT	00h							

Bit [7:6] Reserved
 Bit [5:0] **P_SC_IOD**: Port D Key scan select register.
 0: no key scan function
 1: with key scan function

[Example] 5-13 Set PD[3:0] as key scan port.

```

LDA    #$0F
STA    P_SC_IOD           ; set PD[3:0] as key scan port
  
```

5.8. Timer Module

5.8.1. Introduction

GPM6P1015A has two timers, Timer A and Timer B respectively. Timer A contains one powerful PWM function and is controlled by corresponding control registers. This function can be easily configured. Timer A also has a Capture function; it can capture

the frequency of input signal. And Timer A has another function, the envelope detection; it can detect envelope waveform from input signal with or without carrier signal. Each timer's function summary is shown as [Table] 5-4.

[Table] 5-4 Summary of timer function for GPM6P1015A

	Timer Counter	PWM	CAPTURE	ENVELOPE DETECT
Timer A	YES	YES	YES	YES
Timer B	YES	None	None	None

5.9. Mode 0 Timer A (12-bit up-count Timer)

When Timer A is a 12-bit up-count timer, Timer A is special for generating carrier signal in IR control application. Timer A's input clock is selectable ($F_{osc}/1$, $F_{osc}/2$, $F_{osc}/4$, $F_{osc}/16$), which can be configured by control register P_TMA_CTRL[5:4]. Timer A provides with two PWM modes, and the PWM signal is sent to IR TX (RMT) pin. The driver current of these two kinds of PWM are programmable by configuring TX PWM driving current control source register (P_PWM_DRV [3]).

12-bit up-count Timer A module has the following features:

- Readable and writable
- Clock source selectable
- Interrupt-on-overflow from #FFFF to #0000
- Supports PWM with carrier signal mode
- Supports PWM without carrier signal mode
- Supports capture mode for learning function
- Supports envelope detect mode for learning function




Figure 5-18 12-bit up count Timer A block diagram

5.9.1. Mode 0 Timer A PWM with Carrier Signal Mode

Timer A can be configured as PWM mode for generating carrier signal. In PWM with carrier signal mode, the 12-bit timer is an up counter with input clock selectable ($F_{osc}/1$, $F_{osc}/2$, $F_{osc}/4$, $F_{osc}/16$). When Timer A is started, the value of 4-bit high-byte (low-nibble) register and 8-bit low-byte register will firstly be loaded into the 12-bit counter and then the counter starts count up from the loaded value. If an overflow occurs, the value of high-byte (low-nibble) register (P_TMA_CNTH) and low-byte register (P_TMA_CNTL) will be reloaded into the counter automatically and the counter starts count up again. So the carrier signal with frequency programmable can be generated by

this PWM mode via configuring these two registers. Also users can select PWM duty cycle (1/3, 1/4, 1/5, 1/2) via configuring the corresponding bits of the control register (P_TMA_CTRL[3:2]). The carrier signal's enabled or disabled bit can be controlled by two methods depended on which clock source is selected by Timer B. If Timer B is selected one of the first three clock source (F_{osc} , $F_{osc}/4$ or $F_{osc}/64$) by P_TMB_CTRL [5:4] (TMBCLK [1:0]), Timer A's carrier signal on/ off is controlled by Timer A's enabled/ disabled control bit (TMAES) directly. In addition, PWM output function also can be disabled by writing 1 to register IRENB(\$17.6).




Figure 5-19 Mode 0 Timer A PWM mode diagram




Figure 5-20 Mode 0 Timer A Normal PWM generation without envelop




Figure 5-21 The Waveform of Mode 0 Timer A PWM with carrier signal mode (1/3 duty, on/off control by TMAES)

Another method to generate envelope PWM signal is that Timer A and Timer B must be used together. Timer A must first generate carry clock, which is the same as normal PWM generation. Then enable Timer B and select Timer A carrier signal as its input clock. And Timer B register must be written in the right data, which

represents the carry number. When TMBOVF happens, another value must be written into Timer B register, which represents the no carry clock number. Envelope with carrier is on or off only when Timer B overflow events occur one by one. Then, the envelope PWM signal will be generated at RMT port at last.




Figure 5-23 The Waveform of Mode 0 Timer A PWM with carrier signal mode (1/3 duty, on/off control by Mode 0 Timer B overflow events)

5.9.2. Mode 0 Timer A PWM without Carrier Signal Mode

PWM without carrier signal mode is used to generate envelope PWM signal without carrier signal. In this mode, IR TX (RMT) pin just output high or low, and is controlled by TimerA's enabled or disabled control bit or TimerB's overflow events in turn. The same as PWM with carrier signal mode, the 12-bit timer is an up counter with input clock selectable (Fosc/1, Fosc/2, Fosc/4, Fosc/16). When the TimerA is started, the value of high-byte

(low-nibble) register and low-byte register will firstly be loaded into the 12-bit counter and then the counter starts counting up from the loaded value. If an overflow occurs, the value of high-byte (low-nibble) register and low-byte register will be reloaded into the counter automatically and the counter starts to count up again. The internal carrier signal is generated but does not be sent to IR TX pin.




Figure 5-24 The Waveform of Mode 0 Timer A PWM without carrier signal mode (on/off control by TMAES)




Figure 5-26 Mode 0 Timer A block diagram (Capture Mode)

After capture the carrier frequency, Timer A should be configured as envelope detect mode for measuring the envelope of input signal from RMT pin.

If the received data is a signal with carrier signal (determined by use software method), the register NCDTEN (\$17.5) should be clear 0. In order to detect the envelope, enter capture mode at first, and get the carrier frequency (named F_{CRR}). Then load the value $(0xFFF - 1.5 * F_{CRR})$ to Timer A counter registers (P_TMA_ENVH & P_TMA_ENVL, \$24 & \$23) and enter envelope detect mode. If the first rising or falling-edge of carry wave arrive, envelope interrupt occur (TMADTIF=1) and ENVDET (\$16.7) is set to '1', and the value $(0xFFF - 1.5 * F_{CRR})$ is loaded to counter automatically, and counter starts to count. If next rising or

falling-edge arrive, the value $(0xFFF - 1.5 * F_{CRR})$ will be reloaded into the counter, and ENVDET(\$16.7) not changed its status (still equal '1'). However, if the next carry wave does not arrive on time (that's over $1.5 * F_{CRR}$), Timer A overflow happens resulting in envelope interrupt occurring, and make ENVDET(\$16.7) changed to "0". So check ENVDET bit to see whether envelope exist or not.

And if the data received is a signal without carrier signal (judge by use software method), the register NCDTEN (\$17.5) should be set 1. The signal (without carrier signal) received is delivered to ENVDET(\$16.7) directly. Also user can check ENVDET bit to get the input signal with carrier signal.




Figure 5-27 Mode 0 Timer A block diagram (Envelope detect Mode)




Figure 5-28 Mode 0 Timer A envelope detect flow




Figure 5-29 The waveform of mode 0 Timer A envelope detect

Timer Special Configure Register (P_TIM_SEL, \$0017)

BIT	7	6	5	4	3	2	1	0
Name	-	IRENB	NCDTEN	-	-	-	-	-
Access	-	R/W	R/W	-	-	-	-	-
Default	0	0	0	0	0	0	0	0

- Bit 6 **IRENB**: PWM output function enable/disable. envelope detect select
 0, PWM output function enable; (C_PWM_EN) 0, With carrier signal; (C_ENVDT_CA)
 1, PWM output function disable. (C_PWM_DIS) 1, Without carrier signal. (C_ENVDT_NCA)
- Bit 5 **NCDTEN**: With carrier or without carrier signal Bit [4:0] Reserved

Mode 0 Timer A Control Register (P_TMA_CTRL, \$0021)

BIT	7	6	5	4	3	2	1	0
Name	TMAES	CAPEG	TMACLK1	TMACLK0	TMADUT1	TMADUT0	TMAMOD1	TMAMOD0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

- Bit 7 **TMAES**: Timer A enable/disable control. Bit [3:2] **TMADUT[1:0]**: Timer A PWM duty selection
 0, disable; (C_TMAES_DIS) 00: 1/3 (C_TMADUT_3)
 1, enable. (C_TMAES_EN) 01: 1/4 (C_TMADUT_4)
- Bit 6 **CAPEG**: Timer A Capture edge selection. 10: 1/5 (C_TMADUT_5)
 0, Rising; (C_TMACAP_RISE) 11: 1/2 (C_TMADUT_2)
 1, Falling. (C_TMACAP_FALL)
- Bit [5:4] **TMACLK[1:0]**: Timer A clock source select bits Bit [1:0] **TMAMOD[1:0]**: Timer A mode setting
 00 = Fosc (C_TMACLK_1) 00: PWM (C_TMAMOD_WTC)
 01 = Fosc/2 (C_TMACLK_2) 01: PWM1 (enter the mode, PWM out always high)
 10 = Fosc/4 (C_TMACLK_4) (C_TMAMOD_WOC)
 11 = Fosc/16 (C_TMACLK_16) 10: Capture (C_TMAMOD_CAP)
 11: Envelope detect (C_TMAMOD_ENDE)

Mode 0 Timer A Count Low Byte Register (P_TMA_CNTL, \$23) (R/W)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	TMACNTL7	TMACNTL6	TMACNTL5	TMACNTL4	TMACNTL3	TMACNTL2	TMACNTL1	TMACNTL0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

- Bit [7:0] **TMACNTL[7:0]**: Timer A low byte 8-bit pre-value for the counter.
 Read: Timer A Count Low Byte Value(R)
 Write: Timer A Pre-Load Count Low Byte Value (W)

Mode 0 Timer A PWM Low Byte Period Register (P_TMA_PWML, \$23) (R/W)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	TMAPRDL7	TMAPRDL6	TMAPRDL5	TMAPRDL4	TMAPRDL3	TMAPRDL2	TMAPRDL1	TMAPRDL0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit [7:0] **TMAPRDL**[7:0]: Timer A low byte 8-bit period value for the PWM.
 Read: Timer A Count Low Byte Value(R)
 Write: PWM signal carrier signal Pre-load Period Low Byte Value (W)

Mode 0 Timer A Capture Low Byte Width Register (P_TMA_CAPL, \$23) (R/W)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	TMAWIDL7	TMAWIDL6	TMAWIDL5	TMAWIDL4	TMAWIDL3	TMAWIDL2	TMAWIDL1	TMAWIDL0
Access	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0

Bit [7:0] **TMAWIDL**[7:0]: Timer A low byte 8-bit width value for the CAPTURE.
 Read: Capture mode received carrier signal Period (frequency) Low Byte Value(R)

Mode 0 Timer A Envelope Low Byte Pre-value Register (P_TMA_ENVL, \$23) (R/W)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	TMAPRVL7	TMAPRVL6	TMAPRVL5	TMAPRVL4	TMAPRVL3	TMAPRVL2	TMAPRVL1	TMAPRVL0
Access	W	W	W	W	W	W	W	W
Default	0	0	0	0	0	0	0	0

Bit [7:0] **TMAPRVL**[7:0]: Timer A low byte 8-bit Pre-value for the ENVELOPE DETECT.
 Write: Envelope detect mode received carrier signal Pre-load Period (frequency) Low Byte Value (W)

Mode 0 Timer A Count High Byte Register (P_TMA_CNTH, \$24) (R/W)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	-	-	-	-	TMACNTH3	TMACNTH2	TMACNTH1	TMACNTH0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit [7:4] Reserved
 Bit [3:0] **TMACNTH**[3:0]: Timer A high byte 4-bit pre-value for the counter.
 Read: Timer A Count High Byte Value (R)
 Write: Timer A Pre-Load Count High Byte Value (W)

Mode 0 Timer A PWM High Byte Period Register (P_TMA_PWMH, \$24) (R/W)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	-	-	-	-	TMAPRDH3	TMAPRDH2	TMAPRDH1	TMAPRDH0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Bit [7:4] Reserved
 Bit [3:0] **TMAPRDH**[3:0]: Timer A high byte 4-bit period value for the PWM.
 Read: Timer A Count High Byte Value(R)
 Write: PWM signal carrier signal Pre-load Period High Byte Value (W)

Mode 0 Timer A Capture High Byte Width Register (P_TMA_CAPH, \$24) (R/W)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	-	-	-	-	TMAWIDH3	TMAWIDH2	TMAWIDH1	TMAWIDH0
Access	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0

Bit [7:4] Reserved

Bit [3:0] **TMAWIDH**[3:0]: Timer A high byte 4-bit period value for the CAPTURE.
Read: Timer A Width High Byte Value (R)

Mode 0 Timer A Envelope High Byte Width Register (P_TMA_ENVH, \$24) (R/W)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	-	-	-	-	TMAPRVH3	TMAPRVH2	TMAPRVH1	TMAPRVH0
Access	W	W	W	W	W	W	W	W
Default	0	0	0	0	0	0	0	0

Bit [7:4] Reserved

Bit [3:0] **TMAPRVH**[3:0]: Timer A high byte 4-bit period value for the ENVELOPE DETECT.
Write: Envelope detect mode received carrier signal Pre-load Period (frequency) High Byte Value (W)

[Example] 5-14 Set Timer A as PWM with carrier signal mode.

```

LDA  #C_TIMAB_UP + #C_PWM_EN
STA  P_TIM_SEL                ;set timer as up count and enable PWM output function
LDA  #$FC                    ; Before starting timer, set Timer A counter initial value first
STA  P_TMA_PWML              ; set low 8-bit pre-value
LDA  #$0F
STA  P_TMA_PWMH              ;set high 4-bit pre-value
LDA  #C_TMAES_EN + #C_TMACLK_4 + #C_TMADUT_3 + #C_TMAMOD_WTC
STA  P_TMA_CTRL              ;Set clock source Fosc/4, 1/3duty, PWM with carrier signal mode

```

5.9.4. PWM Carrier Signal Algorithm

The frequency of PWM carrier signal (F_{PWM}) generated by Timer A depends on three factors.

- The initial value (V_{REG} =12-bit Preload PREIOD) is filled into high-byte (low-nibble) register (P_TMA_PWMH [3:0]) and low-byte register (P_TMA_PWML [7:0])
- The duty of the carrier signal (DUT= PWM DUTY).
- The frequency of timer A clock source (F_{timer})

$$V_{REG} = P_TMA_PWMH[4:0] + P_TMA_PWML[7:0]$$

$$DUT = \text{one of } (1/3, 1/4, 1/5, 1/2), \text{ defined by } P_TMA_CTRL[3:2]$$

If

$$F_{timer} = F_{osc}/1 \text{ or } F_{osc}/2, \text{ defined by } P_TMA_CTRL[5:4]$$

Then

$$V_{REG} = 4097 - F_{timer} / F_{PWM} * DUT$$

For example, if user needs to generate 38KHz 1/3 duty PWM carrier frequency and TIMER clock source is 4MHz/1 (system clock is 4MHz).
Condition: $F_{PWM} = 38 \text{ KHz}$, $F_{timer} = 4\text{MHz}$, $DUT = 1/3$

$V_{REG} = 4097 - (4\text{M}/38\text{K}) * 1/3 = 4062 = \text{FDEH}$
Then the result FDEH can be written into the PWM high/low register, and the 38 KHz PWM signal is generated.

$$V_{REG} = P_TMA_PWMH[4:0] + P_TMA_PWML[7:0]$$

$$DUT = \text{one of } (1/3, 1/4, 1/5, 1/2), \text{ defined by } P_TMA_CTRL[3:2]$$

If

$$F_{timer} = F_{osc}/4, F_{osc}/16, \text{ defined by } P_TMA_CTRL[5:4]$$

Then

$$V_{REG} = 4096 - F_{timer} / F_{PWM} * DUT$$

For example, if user needs to generate 38KHz 1/3 duty PWM carrier frequency, and system frequency is 4MHz. and $F_{osc}/4$ is selected as timer clock.

Condition: $F_{PWM} = 38\text{KHz}$, $F_{timer} = 4\text{MHz}/4$, $DUT = 1/3$
 $V_{REG} = 4096 - (1\text{M}/38\text{K}) * 1/3 = 4087 = \text{FF7H}$
Then the result FF7H can be written into the PWM high/low register, and the 38KHz PWM signal is generated.

[Example] 5-15 Set Timer A as PWM with carrier signal mode and the carrier frequency is 38KHz with 1/3 duty (clock source=Fosc/1).

```
LDA  #C_TIMAB_UP + #C_PWM_EN
STA  P_TIM_SEL           ;set timer as up count and enable PWM output function
LDA  #$DE               ; Before starting timer, set Timer A counter initial value first
STA  P_TMA_PWML        ; set low 8-bit pre-value
LDA  #$0F
STA  P_TMA_PWMH        ;set high 4-bit pre-value
LDA  #C_TMAES_EN + #C_TMACLK_1 + #C_TMADUT_3 + #C_TMAMOD_WTC
STA  P_TMA_CTRL        ;Set clock source Fosc/1, 1/3duty, PWM with carrier signal mode
```

[Example] 5-16 Set Timer A as PWM with carrier signal mode and the carrier frequency is 38 KHz with 1/3 duty (clock source=Fosc/4).

```
LDA  #C_TIMAB_UP + #C_PWM_EN
STA  P_TIM_SEL           ;set timer as up count and enable PWM output function
LDA  #$F7               ; Before starting timer, set Timer A counter initial value first
STA  P_TMA_PWML        ; set low 8-bit pre-value
LDA  #$0F
STA  P_TMA_PWMH        ;set high 4-bit pre-value
LDA  #C_TMAES_EN + #C_TMACLK_4 + #C_TMADUT_3 + #C_TMAMOD_WTC
STA  P_TMA_CTRL        ;Set clock source Fosc/4, 1/3 duty, PWM with carrier signal mode
```

5.10. Mode 0 Timer B (12-bit up-count Timer)

When Timer A is a 12-bit up count timer. Timer B is a 12-bit up count timer too. Timer B is especially for envelope signal generation in IR controller application. The 12-bit timer is an up-counter with input clock selectable (Fosc/1, Fosc/4, Fosc/64, TMACAR) via configuring the control register P_TMB_CTRL [5:4] (TMBCLK [1:0]). And the value of low-byte register (P_TMB_CNTL) and high-byte (low-nibble) register (P_TMB_CNTH) will be reloaded into the 12-bit up counter and an

interrupt (TMBOIF) will be generated whenever an overflow occurs. The interrupt frequency can be freely selected by selecting different clock source and configuring the low-byte register and high-byte (low-nibble) register with different values.

The Timer B module has the following features:

- Readable and writable
- Clock source selectable
- Interrupt-on-overflow from #\$FFF to #\$000




Figure 5-30 Mode 0 Timer B block diagram




Figure 5-31 The Waveform of mode 0 Timer B

Mode 0 Timer B Control Register (P_TMB_CTRL, \$0022)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	TMBES	-	TMBCLK1	TMBCLK0	-	-	-	-
ACCESS	R/W	-	R/W	R/W	-	-	-	-
DEFAULT	0	-	0	0	-	-	-	-

Bit [7] **TMBES**: Timer B enable/disable control selected bit.

0 = disable (C_TMBES_DIS)

1 = enable (C_TMBES_EN)

Bit [6] Reserved

Bit [5:4] **TMBCLK[1:0]**: Timer B clock source selected bits
 00 = Fosc (C_TMBCLK_1)
 01 = Fosc/4 (C_TMBCLK_4)
 10 = Fosc/64 (C_TMBCLK_64)
 11 = TMACRR (C_TMBCLK_TMACRR)

Bit [3:0] **Reserved**

Mode 0 Timer B Low 8-bit Data Register (P_TMB_CNTL, \$0025)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	TMBCNTL7	TMBCNTL6	TMBCNTL5	TMBCNTL4	TMBCNTL3	TMBCNTL2	TMBCNTL1	TMBCNTL0
ACCESS	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT	0	0	0	0	0	0	0	0

Bit [7:0] **TMBCNTL[7:0]**: Timer B low byte 8-bit pre-value for the counter.
 Read: Timer B Count Low Byte Value (R)
 Write: Timer B Pre-Load Count Low Byte Value (W)

Mode 0 Timer B High 4-bit Data Register (P_TMB_CNTH, \$0026)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	-	-	TMBCNTH3	TMBCNTH2	TMBCNTH1	TMBCNTH0
ACCESS	-	-	-	-	R/W	R/W	R/W	R/W
DEFAULT	-	-	-	-	0	0	0	0

Bit [7:4] Reserved

Bit [3:0] **TMBCNTH[3:0]**: Timer B High byte 4-bit pre-value for the counter.
 Read: Timer B Count High Byte Value (R)
 Write: Timer B Pre-Load Count High Byte Value (W)

[Example] 5-17 Set Timer B selects timer A carrier signal as counter clock.

```

LDA  #C_TIMAB_UP
STA  P_TIM_SEL           ; set Timer A/B as 12-bit up count timers
LDA  #$FC
STA  P_TMB_CNTL         ; set low 8-bit pre-value
LDA  #$0F
STA  P_TMB_CNTH         ; set high 4-bit pre-value
LDA  #C_TMBES_EN + #C_TMBCLK_TMACRR
STA  P_TMB_CTRL         ;Set clock source for TMA_Carrier
  
```


5.11. IR Transfer/Receiver Module

RXTX is an analog block of GPM6P1015A, which can drive IR LED by TX, and can translate the IR LED sense current to digital signal. RX_SEN register can control this block. User can adjust PWM output driving capability by setting value of PWMDRV [0], and adjust the sensitivity of Rx block by SENSE [1:0]. Meanwhile, by setting the value of TACAPS to '1', capture signal can be input from PB3 pin.

TMAPWM signal (as showed in Figure 5-32) controls LED driver MOS. In PWM mode, Timer A can generate PWM signal, and the PWM duty, frequency, on/off switch can be accuracy controlled by Timer A. The Envelope PWM signal can be generated by Timer A and Timer B. And it has been illustrated in timer instruction. RX block translates sense current to digital signal RXOUT, and RXOUT is sent to Timer A block, which can get the carrier frequency in capture mode.




Figure 5-32 RXTX module diagram

Timer A PWM Drive Register (P_PWM_DRV, \$11) (W)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	-	-	-	-	PWMDRVS0	-	-	-
Access	W	W	W	W	W	W	W	W
Default	0	0	0	0	0	0	0	0


Bit [7:4] Reserved
 Bit [3] **PWMDRVS[0]**: PWM driving current selected bits.
 0 = PWM 1/2 driving current (C_PWMDRV_1)
 1 = PWM 2/2 driving current (C_PWMDRV_2)
 Bit [2:0] Please refer to P_RX_SEN register.

Timer A Sense Control Register (P_RX_SEN, \$11) (W)




BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Name	-	-	-	-	-	TMACAPS	SENSES1	SENSES0
Access	W	W	W	W	W	W	W	W
Default	0	0	0	0	0	0	0	0

Bit [7:4] Reserved
 Bit [3] Please refer to P_PWM_DRV register.
 Bit [2] **TMACAPS**: Timer A capture input selected bit.
 0 = RMT PAD (C_RX_CAP)
 1 = PB3 (C_RX_PB3)
 Bit [1:0] **SENSES[1:0]**: RX SENSE selected bits.
 00 → 01 → 10 → 11 sensitivity MAX → Min
 00 = RX SENSE Level 1 (C_RX_SENSE_1)
 sense current >=2uA
 01 = RX SENSE Level 2 (C_RX_SENSE_2)
 sense current >=5uA
 10 = RX SENSE Level 3 (C_RX_SENSE_3)
 sense current >=8uA
 11 = RX SENSE Level 4 (C_RX_SENSE_4)
 sense current >=11uA

5.12. Alphabetical List of Instruction Set

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NV-BDIZC
1.	ADC #dd	69	2	2	Add to accumulator with carry.	NV--D-ZC
2.	ADC aa	65	2	3	$A \leftarrow (A) + (M) + C$	
3.	ADC aa, X	75	2	4	If D-flag set to 1, the ADC performs decimal operation.	
4.	ADC aaaa	6D	3	4		
5.	ADC aaaa,X	7D	3	4(A)		
6.	ADC aaaa,Y	79	3	4(A)		
7.	ADC (aa,X)	61	2	6		
8.	ADC (aa), Y	71	2	5(A)		
9.	AND #dd	29	2	2	And memory data with accumulator.	N----Z-
10.	AND aa	25	2	3	$A \leftarrow (A) \wedge (M)$	
11.	AND aa, X	35	2	4		
12.	AND aaaa	2D	3	4		
13.	AND aaaa,X	3D	3	4(A)		
14.	AND aaaa,Y	39	3	4(A)		
15.	AND (aa,X)	21	2	6		
16.	AND (aa), Y	31	2	5(A)		
17.	ASL A	0A	1	2	Arithmetic Shift Left	N----ZC
18.	ASL aa	06	2	5		
19.	ASL aa,X	16	2	6		
20.	ASL aaaa	0E	3	6		
21.	ASL aaaa,X	1E	3	6(A)		
22.	BCC aa	90	2	2(C)		Branch if carry bit clear If (C) = 0, then $pc \leftarrow (pc) + ??$
23.	BCS aa	B0	2	2(C)	Branch if carry bit set If (C) = 1, then $pc \leftarrow (pc) + ??$	-----
24.	BEQ aa	F0	2	2(C)	Branch if equal If (Z) = 1, then $pc \leftarrow (pc) + ??$	-----
25.	BIT aa	24	2	3	Test bit in memory with accumulator	NV----Z-
26.	BIT aaaa	2C	3	4	$Z \leftarrow (A) \wedge (M), N \leftarrow (M_7), V \leftarrow (M_6)$	
27.	BMI aa	30	2	2(C)	Branch if minus If (N) = 1, then $pc \leftarrow (pc) + ??$	-----
28.	BNE aa	D0	2	2(C)	Branch if not equal If (Z) = 0, then $pc \leftarrow (pc) + ??$	-----
29.	BPL aa	10	2	2(C)	Branch if plus If (N) = 0, then $pc \leftarrow (pc) + ??$	-----
30.	BRK	00	1	7	Software interrupt If (B) = 1, then $pc \leftarrow (pc) + 1$	---B-I--
31.	BVC aa	50	2	2(C)	Branch if overflow bit clear If (V) = 0, then $pc \leftarrow (pc) + ??$	-----
32.	BVS aa	70	2	2(C)	Branch if overflow bit set If (V) = 1, then $pc \leftarrow (pc) + ??$	-----
33.	CLC	18	1	2	Clear C-flag : $C \leftarrow "0"$	-----0
34.	CLD	D8	1	2	Clear D-flag : $D \leftarrow "0"$	----0---

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NV-BDIZC
35.	CLI	58	1	2	Clear I-flag: I \leftarrow "0"	----0--
36.	CLV	B8	1	2	Clear V-flag: V \leftarrow "0"	-0-----
37.	CMP #dd	C9	2	2	Compare memory data with accumulator (A) – (M)	N----ZC
38.	CMP aa	C5	2	3		
39.	CMP aa, X	D5	2	4		
40.	CMP aaaa	CD	3	4		
41.	CMP aaaa,X	DD	3	4(A)		
42.	CMP aaaa,Y	D9	3	4(A)		
43.	CMP (aa,X)	C1	2	6		
44.	CMP (aa), Y	D1	2	5(A)		
45.	CPX #dd	E0	2	2	Compare memory data with X-register (X) – (M)	N----ZC
46.	CPX aa	E4	2	3		
47.	CPX aaaa	EC	3	4		
48.	CPY #dd	C0	2	2	Compare memory data with Y-register (Y) – (M)	N----ZC
49.	CPY aa	C4	2	3		
50.	CPY aaaa	CC	3	4		
51.	DEC aa	C6	2	5	Decrement M \leftarrow (M) - 1	N----Z-
52.	DEC aa, X	D6	2	6		
53.	DEC aaaa	CE	3	6		
54.	DEC aaaa,X	DE	3	7		
55.	DEX	CA	1	2		
56.	DEY	88	1	2		
57.	EOR #dd	49	2	2	Exclusive OR A \leftarrow (A) \oplus (M)	N----Z-
58.	EOR aa	45	2	3		
59.	EOR aa, X	55	2	4		
60.	EOR aaaa	4D	3	4		
61.	EOR aaaa,X	5D	3	4(A)		
62.	EOR aaaa,Y	59	3	4(A)		
63.	EOR (aa,X)	41	2	6		
64.	EOR (aa), Y	51	2	5(A)		
65.	INC aa	E6	2	5	Increment M \leftarrow (M) + 1	N----Z-
66.	INC aa, X	F6	2	6		
67.	INC aaaa	EE	3	6		
68.	INC aaaa,X	FE	3	7		
69.	INX	E8	1	2	X \leftarrow X + 1	N----Z-
70.	INY	C8	1	2	Y \leftarrow Y + 1	N----Z-
71.	JMP aaaa	4C	3	3	Unconditional jump	-----
72.	JMP (aaaa)	6C	3	6	Pc \leftarrow jump address	-----
73.	JSR aaaa	20	3	6	Jump to subroutine (sp) \leftarrow (pc _H), sp \leftarrow sp - 1, (sp) \leftarrow (pc _L), sp \leftarrow sp - 1, pc \leftarrow aaaa	-----
74.	LDA #dd	A9	2	2	Load accumulator	N----Z-
75.	LDA aa	A5	2	3	A \leftarrow (M)	
76.	LDA aa, X	B5	2	4		

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NV-BDIZC
77.	LDA aaaa	AD	3	4	Load accumulator	N----Z-
78.	LDA aaaa,X	BD	3	4(A)	A ← (M)	N----Z-
79.	LDA aaaa,Y	B9	3	4(A)		
80.	LDA (aa,X)	A1	2	6		
81.	LDA (aa), Y	B1	2	5(A)		
82.	LDX #dd	A2	2	2	Load X-register	N----Z-
83.	LDX aa	A6	2	3	X ← (M)	
84.	LDX aa, Y	B6	2	4		
85.	LDX aaaa	AE	3	4		
86.	LDX aaaa,Y	BE	3	4(A)		
87.	LDY #dd	A0	2	2	Load Y-register	N----Z-
88.	LDY aa	A4	2	3	Y ← (M)	
89.	LDY aa, X	B4	2	4		
90.	LDY aaaa	AC	3	4		
91.	LDY aaaa,X	BC	3	4(A)		
92.	LSR A	4A	1	2	Logical shift right 	N----ZC
93.	LSR aa	46	2	5		
94.	LSR aa, X	56	2	6		
95.	LSR aaaa	4E	3	6		
96.	LSR aaaa,X	5E	3	6(A)		
97.	NOP	EA	1	2	No operation	-----
98.	ORA #dd	09	2	2	Logical OR A ← (A) v (M)	N----Z-
99.	ORA aa	05	2	3		
100.	ORA aa, X	15	2	4		
101.	ORA aaaa	0D	3	4		
102.	ORA aaaa,X	1D	3	4(A)		
103.	ORA aaaa,Y	19	3	4(A)		
104.	ORA (aa,X)	01	2	6		
105.	ORA (aa), Y	11	2	5(A)		
106.	PHA	48	1	3	(sp) ← A, sp ← sp - 1	-----
107.	PHP	08	1	3	(sp) ← P status, sp ← sp - 1	-----
108.	PLA	68	1	4	sp ← sp + 1, A ← (sp)	-----
109.	PLP	28	1	4	Sp ← sp + 1, P status ← (sp)	restored
110.	ROLA	2A	1	2	Rotate left through carry 	N----ZC
111.	ROL aa	26	2	5		
112.	ROL aa, X	36	2	6		
113.	ROL aaaa	2E	3	6		
114.	ROL aaaa,X	3E	3	6(A)		
115.	RORA	6A	1	2	Rotate right through carry 	N----ZC
116.	ROR aa	66	2	5		
117.	ROR aa, X	76	2	6		
118.	ROR aaaa	6E	3	6		
119.	ROR aaaa,X	7E	3	6(A)		

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NV-BDIZC
120.	RTI	40	1	6	Return from interrupt $Sp \leftarrow sp + 1, P \text{ status} \leftarrow (sp), sp \leftarrow sp + 1,$ $pc_L \leftarrow (sp), sp \leftarrow sp + 1, pc_H \leftarrow (sp)$	restored
121.	RTS	60	1	6	Return from subroutine $Sp \leftarrow sp + 1, pc_L \leftarrow (sp), sp \leftarrow sp + 1,$ $pc_H \leftarrow (sp)$	-----
122.	SBC #dd	E9	2	2	Subtract with carry $A \leftarrow (A) - (M) - \sim(C)$	NV----ZC
123.	SBC aa	E5	2	3		
124.	SBC aa, X	F5	2	4		
125.	SBC aaaa	ED	3	4		
126.	SBC aaaa,X	FD	3	4(A)		
127.	SBC aaaa,Y	F9	3	4(A)		
128.	SBC (aa,X)	E1	2	6		
129.	SBC (aa), Y	F1	2	5(A)		
130.	SEC	38	1	2	Set C-flag: $C \leftarrow "1"$	-----1
131.	SED	F8	1	2	Set D-flag: $D \leftarrow "1"$	---1---
132.	SEI	78	1	2	Set I-flag: $I \leftarrow "1"$	----1--
133.	STA aa	85	2	3	Store accumulator in memory $(M) \leftarrow A$	-----
134.	STA aa, X	95	2	4		
135.	STA aaaa	8D	3	4		
136.	STA aaaa,X	9D	3	5		
137.	STA aaaa,Y	99	3	5		
138.	STA (aa,X)	81	2	6		
139.	STA (aa), Y	91	2	6		
140.	STX aa	86	2	3	Store X-register in memory $(M) \leftarrow X$	-----
141.	STX aa, Y	96	2	4		
142.	STX aaaa	8E	3	4		
143.	STY aa	84	2	3	Store Y-register in memory $(M) \leftarrow Y$	-----
144.	STY aa, X	94	2	4		
145.	STY aaaa	8C	3	4		
146.	TAX	AA	1	2	Transfer accumulator to X-register: $X \leftarrow A$	N----Z-
147.	TAY	A8	1	2	Transfer accumulator to Y-register: $Y \leftarrow A$	N----Z-
148.	TSX	BA	1	2	Transfer sp to X-register: $X \leftarrow sp$	N----Z-
149.	TXA	8A	1	2	Transfer X-register to accumulator: $A \leftarrow X$	N----Z-
150.	TXS	9A	1	2	Transfer X-register to sp: $sp \leftarrow X$	N----Z-
151.	TYA	98	1	2	Transfer Y-register to accumulator: $A \leftarrow Y$	N----Z-

Notes:

1. Cycle (A): Cycle+1 when cross a boundary.
2. Cycle(C): Cycle+1 if the branch condition is true; Cycle+2 if the branch condition is true and cross a boundary.

6. ELECTRICAL CHARACTERISTICS

6.1. Absolute Maximum Ratings

Characteristics	Symbol	Ratings
DC Supply Voltage	V_+	< 5.0V
Input Voltage Range	V_{IN}	-0.5V to $V_+ + 0.5V$
Operating Temperature	T_A	0°C to +70°C
Storage Temperature	T_{STO}	-50°C to +150°C
Average PWM MAX Driving Current	I_{RMT}	150mA
VDD Total MAX Current	I_{VDDM}	100mA
VSS Total MAX Current	I_{VSSM}	120mA

Note: Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

6.2. AC Characteristics ($T_A = 25^\circ\text{C}$)



Characteristics	Limit			Unit	Test Condition
	Min.	Typ.	Max.		
OSC Accuracy @ Freq=4MHz					
OSC Variation	-3.0	±1.5	3.0	%	VDD = 2.0V - 3.6V, $T_A = 25^\circ\text{C}$

6.3. DC Characteristics (VDD = 3.0V, $T_A = 25^\circ\text{C}$)


Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
Operating Voltage1	VDD	2.0	-	3.6	V	$F_{CPU} = 4.0\text{MHz}$, For 2-battery
Operating Voltage2	VDD	2.4	-	3.6	V	$F_{CPU} = 8.0\text{MHz}$, For 2-battery
Operating Current	I_{OP}	-	4.0	8.0	mA	$F_{CPU} = 8.0\text{MHz}$ @ 3.6V, no load
M-Type key Standby Current	I_{MSTBY}	-	-	1.0	uA	VDD = 3.6V
T-Type key Standby Current	I_{TSTBY}	-	-	2.0	uA	VDD = 3.6V, Key loadings≤50pF
Input High Level	V_{IH}	0.7VDD	-	-	V	VDD = 3.0V
Input Low Level	V_{IL}	-	-	0.3VDD	V	VDD = 3.0V
Output High Level PB, PC, PD	V_{OH}	0.8VDD	-	-	V	VDD = 3.0V $I_{OH} = -6\text{mA}$
Output Low Level PB, PC, PD	V_{OL}	-	-	0.2VDD	V	VDD = 3.0V $I_{OL} = 16\text{mA}$
Input Pull High Resistor PA, PB, PC, PD	R_H	30	50	70	Kohm	Pull High VDD = 3.0V
Input Pull Low Resistor PA, PB, PC, PD	R_L	30	50	70	Kohm	Pull Low VDD = 3.0V
Max PWM Driving Current	I_{PWM}	200	-	-	mA	VDD = 3.0V, $V_{RMT} = 3.0V$ PWMDRV0=1
LVR Active Voltage (by option)	V_{LVR}	1.7	1.8	2.0	V	LVRVSEL=0
		2.1	2.2	2.4	V	LVRVSEL=1

7. APPLICATION CIRCUITS

7.1. Application Circuits



7.2. PCB Layout Guideline



To avoid the unexpected noises which may end up with abnormal CPU operations, the following cares must be exercised while designing the PCB Layout:

1. Forbidden insert jump 0-Ohm resistor in the connect line between VSS pin and power source; this line should be as short as possible, and its width is recommended to keep more than 3mm.
2. The GND line of all these voltage stabilize intention capacitors should be pulled from power source separately divided from chip GND line.
3. C2 must be as close as possible to IC itself too; it is significant to GPM6P1015A.
4. C3 only is placed in some special application for IR LED power stabilization; its GND must be as close as possible to power source GND.
5. The power and GND connect lines between these devices should be as short and wide as possible; the width is recommended to keep more than 1mm.

8. PACKAGE/PAD LOCATIONS

8.1. Ordering Information

Product Number	Package Type
GPM6P1015A -NnnV-QS03x	Halogen Free Package


Note1: Code number is assigned for customer.

Note2: Code number (N = A - Z or 0 - 9, nn = 00 - 99); version (V = A - Z).

Note3: Package form number (x = 1 - 9, serial number).

8.2. Package Information

8.2.1. SOP 16



Symbol	Min.	Max.
A	0.053	0.069
A1	0.004	0.010
D	0.386	0.394
E	0.150	0.157
H	0.228	0.244
L	0.016	0.050
θ°	0°	8°

UNIT: INCH

9. .DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Generalplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. GENERALPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, GENERALPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. GENERALPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by GENERALPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

10. REVISION HISTORY

Date	Revision #	Description	Page
Sep. 06, 2012	0.1	Original	51