

DATA SHEET



GPR23L6400E

64M-BIT MASK ROM

Sep. 30, 2009

Version 1.7

Generalplus Technology Inc. reserves the right to change this documentation without prior notice. Information provided by Generalplus Technology Inc. is believed to be accurate and reliable. However, Generalplus Technology Inc. makes no warranty for any errors which may appear in this document. Contact Generalplus Technology Inc. to obtain the latest version of device specifications before placing your order. No responsibility is assumed by Generalplus Technology Inc. for any infringement of patent or other rights of third parties which may result from its use. In addition, Generalplus products are not authorized for use as critical components in life support devices/systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of Generalplus.

Table of Contents

PAGE

| | |
|---|-----------|
| 1. GENERAL DESCRIPTION | 3 |
| 2. FEATURES | 3 |
| 3. SIGNAL DESCRIPTIONS | 3 |
| 3.1. PAD ASSIGNMENT | 4 |
| 4. MODE SELECTION | 5 |
| 5. ELECTRICAL SPECIFICATIONS | 5 |
| 5.1. ABSOLUTE MAXIMUM RATINGS | 5 |
| 5.2. DC CHARACTERISTICS (VDD = 2.7V ~ 3.6V, T _A = 0°C ~ 70°C) | 5 |
| 5.3. AC CHARACTERISTICS (VDD = 2.7V ~ 3.6V, T _A = -0°C ~ 70°C) | 5 |
| 5.4. AC TEST CONDITIONS | 6 |
| 5.5. TIMING DIAGRAM | 6 |
| 5.5.1. Random read | 6 |
| 6. APPLICATION NOTE | 7 |
| 6.1. POWER PAD BONDING GUIDELINE | 7 |
| 6.2. PCB LAYOUT SUGGESTION | 7 |
| 7. ORDERING INFORMATION | 8 |
| 8. DISCLAIMER | 9 |
| 9. REVISION HISTORY | 10 |

64M-BIT MASK ROM

1. GENERAL DESCRIPTION

This device is a fully static mask programmable ROM fabricated by advance technology. It is organized either as 8M x 8 (byte mode) or as 4M x 16 (word mode) depending on the voltage level of BYTE pin. (See mode selection table). This device operates with low power supply voltage, 2.7V - 3.6V. It requires no external clock, which assure extremely easy operation.


2. FEATURES

- Bit organization
 - 8M x 8 (byte mode)
 - 4M x 16 (word mode)
- Fast access time
- Random access:
 - 70ns (max.)
- Current
 - Operating: 20mA (max.)
 - Standby: 15 μ A (max.)
- Supply voltage
 - 2.7V ~ 3.6V

3. SIGNAL DESCRIPTIONS

| Symbol | PIN Function |
|------------------------|--|
| A0~A21 | Address Inputs |
| D0~D14 | Data Outputs |
| D15/A-1 | D15 (Word Mode)/ LSB Address (Byte Mode) |
| $\overline{\text{CE}}$ | Chip Enable Input |
| $\overline{\text{OE}}$ | Output Enable Input |
| BYTE | Word/ Byte Mode Selection |
| VDD | Power Supply Pin(For Internal Core) |
| VDDQ | Power Supply Pin(For I/O) |
| VSS | Ground Pin(For Internal Core) |
| VSSQ | Ground Pin(For I/O) |
| NC | No Connection |

3.1. PAD Assignment



4. MODE SELECTION

| CE | OE | BYTE | D15/A-1 | D0~D7 | D8~D15 | Mode | Power |
|----|----|------|---------|--------|--------|------|----------|
| H | X | X | X | High Z | High Z | - | Stand-by |
| L | H | X | X | High Z | High Z | - | Active |
| L | L | H | Output | D0~D7 | D8~D15 | Word | Active |
| L | L | L | Input | D0~D7 | High Z | Byte | Active |

5. ELECTRICAL SPECIFICATIONS

5.1. Absolute Maximum Ratings

| Item | Symbol | Ratings |
|--------------------------------|------------------|----------------|
| Supply Voltage Relative to VSS | VDD | -0.3V to 3.9V |
| Ambient Operating Temperature | T _{OPR} | 0°C to 70°C |
| Storage Temperature | T _{STG} | -65°C to 125°C |

5.2. DC Characteristics (VDD = 2.7V ~ 3.6V, T_A = 0°C ~ 70°C)

| Item | Symbol | Min. | Max. | Conditions |
|------------------------|--------|---------|------------|---|
| Output High Voltage | VOH | 2.4V | - | IOH = 0.4mA |
| Output Low Voltage | VOL | - | 0.4V | IOL = 1.6mA |
| Input High Voltage | VIH | 0.7xVDD | VDD + 0.3V | - |
| Input Low Voltage | VIL | -0.3V | 0.8V | - |
| Input Leakage Current | ILI | - | 5.0μA | 0V, VDD |
| Output Leakage Current | ILO | - | 5.0μA | 0V, VDD |
| Operating Current | ICC | - | 20mA | f = 5.0MHz, $\overline{\text{CE}} = \text{VIL}$, $\overline{\text{OE}} = \text{VIH}$, all output open |
| Standby Current (CMOS) | ISTB | - | 15μA | $\overline{\text{CE}} > \text{VDD}-0.2\text{V}$ |
| Input Capacitance | CIN | - | 10pF | T _A = 25°C, f = 1.0MHZ |
| Output Capacitance | COUT | - | 10pF | T _A = 25°C, f = 1.0MHZ |


5.3. AC Characteristics (VDD = 2.7V ~ 3.6V, T_A = -0°C ~ 70°C)

| Item | Symbol | Min. | Max. |
|---------------------------|--------|------|------|
| Read Cycle Time | tRC | 70ns | - |
| Address Access Time | tAA | - | 70ns |
| Chip Enable Access Time | tACE | - | 70ns |
| Output Enable Time | tOE | - | 25ns |
| Output Hold After Address | tOH | 0ns | - |
| Output High Z Delay | tHZ | - | 20ns |

Note: Output high-impedance delay (tHZ) is measured from OE or CE going high, and this parameter guaranteed by design over the full voltage and temperature operating range - not tested.

5.4. AC Test Conditions


| | |
|---------------------------|------------|
| Input Pulse Levels | 0V~ 3V |
| Input Rise and Fall Times | 10ns |
| Input Timing Level | 1.5V |
| Output Timing Level | 1.5V |
| Output Load | See Figure |



Note: No output loading is present in tester load board. Active loading is used and under software programming control. Output loading capacitance includes load board's and all stray capacitance.

5.5. Timing Diagram

5.5.1. Random read



***Important Note:** It will fail to read 1st data from GPR23L6400E after power on if \overline{CE} is always set to ground level. Please refer the application note for further details.

6. APPLICATION NOTE

6.1. Power Pad Bonding Guideline

1. Except NC pads, all the other Power pads should be wire bonded, please do not keep them floating.
2. Please keep the PCB layout width \geq 20 mil for the VDD/VDDQ and VSS/VSSQ.(Figure 2)
3. For better noise immunity, it is recommended to add Bead (300mA minimum) and Bypass capacitor near to the VDD/VDDQ pins. (Figure 3)

6.2. PCB Layout Suggestion

1. The Substrate should be floating, not connected to GROUND.
2. Each Power pad (VDD/VDDQ, VSS/VSSQ) should be wire bonded to a dedicated power pin, then keep one centimeter distance at least before the user want to merge the PCB layout for those pins , can not be just bonded each Power pad to the same power pin.(Figure 4)
3. The Address and Data bus lines of MROM should be separated away in PCB layout.
4. Each Control pin (**CE** or **OE**) should be shielded by GROUND lines.
5. If the Connector is adopted in the PCB, it is recommended to connect more sets of connections to VSS/VSSQ and VDD/VDDQ for both the PCB and the system.

Figure 2. Power Pin Pitch




Figure 4. Dedicated Power Pin





Figure 3. Bead and Bypass Capacitor to Power Pin





GPR23L6400E

7. ORDERING INFORMATION

| Product Number | Package Type |
|------------------------|--------------|
| GPR23L6400E - NnnV - C | Chip form |

Note1: Code number is assigned for customer.

Note2: Code number (N = A - Z or 0 - 9, nn = 00 - 99); version (V = A - Z).

8. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Generalplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. GENERALPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, GENERALPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. GENERALPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by GENERALPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

9. REVISION HISTORY

| Date | Revision # | Description | Page |
|---------------|------------|--|------|
| SEP. 30, 2009 | 1.7 | 1. Modify 3. SIGNAL DESCRIPTION. | 3 |
| | | 2. Modify 3.1 Pad Assignment : Modify Pad No.8, 9, 19, 20, 33, 40, 45, 46, 47, 52, 56, 57. | 4 |
| | | 3. Modify 5. ELECTRICAL SPECIFICATIONS. | 5-6 |
| | | 4. Add 6. APPLICATION NOTE. | 7 |
| JAN. 08, 2009 | 1.6 | 1. Modify "FEATARE" in section 2. | 3 |
| | | 2. Modify "DC Characteristics" in section 5.2. | 5 |
| JAN. 03, 2008 | 1.5 | 1. Delete section 3.1.1 "48 TSOP". | 4 |
| | | 2. Delete section 5 "PACKAGE INFORMATION". | 7 |
| | | 3. Modify "Ordering information" in section 6. | 7 |
| AUG. 21, 2007 | 1.4 | 1. Modify the "PIN Configuration" in section 3.1. | 4 |
| | | 2. Add footnote to section 4.5.1. | 6 |
| MAR. 29, 2007 | 1.3 | 1. Modify "Ordering Information" in section 3.2. | 4 |
| MAR. 01, 2006 | 1.2 | 1. Add the note to section 3.1. | 4 |
| JAN. 10, 2006 | 1.1 | 2. Add the "GENERAL DESCRIPTION" to section 1. | 3 |
| | | 3. Add the "PIN Configuration" to section 3.1. | 4 |
| | | 4. Modify the "Ordering Information" and "Mode Selection" in section 3.2 and 3.3. | 4 |
| | | 5. Modify the "48-PIN plastic TSOP" in section 5.1. | 7 |
| | | Original | 8 |
| APR. 28, 2005 | 1.0 | Note: The GPR23L6400E data sheet v1.0 is a continued version of SPR23L6400E data sheet v1.0. | |