



DATA SHEET

GPT8P340A1

46 Touch IO with SPU

Jul 28, 2016

Version 1.2

GENERALPLUS TECHNOLOGY INC. reserves the right to change this documentation without prior notice. Information provided by GENERALPLUS TECHNOLOGY INC. is believed to be accurate and reliable. However, GENERALPLUS TECHNOLOGY INC. makes no warranty for any errors which may appear in this document. Contact GENERALPLUS TECHNOLOGY INC. to obtain the latest version of device specifications before placing your order. No responsibility is assumed by GENERALPLUS TECHNOLOGY INC. for any infringement of patent or other rights of third parties which may result from its use. In addition, GENERALPLUS products are not authorized for use as critical components in life support devices/systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of Generalplus.

Table of Contents

	<u>PAGE</u>
1. GENERAL DESCRIPTION	3
2. BLOCK DIAGRAM	3
2.1. GPT8P340A1.....	3
3. FEATURES	3
4. APPLICATION FIELD	4
5. SIGNAL DESCRIPTIONS.....	5
5.1. MAIN FUNCTION PIN	5
5.2. PIN MAP	7
6. FUNCTIONAL DESCRIPTIONS.....	8
6.1. MEMORIES	8
6.2. OPERATING STATES	8
6.2.1. Operating Mode	8
6.2.2. Standby Mode	8
6.2.3. Halt Mode.....	8
6.3. SPEECH AND MELODY, AND DAC.....	8
6.4. HARDWARE PWMIO	8
6.5. LOW VOLTAGE DETECTION.....	8
6.6. WATCHDOG TIMER (WDT)	8
6.7. SPI CONTROLLER.....	8
7. ELECTRICAL SPECIFICATIONS	10
7.1. ABSOLUTE MAXIMUM RATINGS	10
7.2. DC CHARACTERISTICS (VDD_REGIN=4.5V, FOR 3-BATTERY APPLICATION, INTERNAL REGULATOR ENABLED OUTPUT, TA=25°C)	10
7.3. DC CHARACTERISTICS(VDD_REGIN= 3.0V, FOR 2-BATTERY APPLICATION, INTERNAL REGULATOR OUTPUT DISABLED, TA=25°C)	11
7.4. THE RELATIONSHIP BETWEEN THE R _{OSC} AND THE F _{OSC}	12
7.5. THE RELATIONSHIP BETWEEN THE R32K AND THE F32K.....	12
7.6. THE RELATIONSHIP BETWEEN THE F _{CPU} AND THE I _{OP}	12
7.7. DAC CHARACTERISTICS (VDD_REGIN = 5.0V, TA = 25°C)	12
7.8. REGULATOR CHARACTERISTICS (TA = 25°C).....	12
8. APPLICATION CIRCUITS	14
8.1. FOR 3-BATTERY APPLICATION, INTERNAL 3.3V REGULATOR ENABLED, ROSC24M XTAL32K SELECTED, PB[4:7] CONNECTED TO 3.3V SPI FLASH - (1)	14
8.2. INTERNAL 3.3V REGULATOR DISABLED, FOR 2-BATTERY APPLICATION, SYSTEM PLL XTAL32K SELECTED - (2)	15
9. PACKAGE/PAD LOCATIONS	16
9.1. ORDERING INFORMATION	16
10. DISCLAIMER.....	17
11. REVISION HISTORY	18

46 TOUCH IO WITH SPU

1. GENERAL DESCRIPTION


The GPT8P340A1, an 8-bit microprocessor, features 1M bytes OTP ROM, 1536 bytes working RAM, 512 bytes AUX RAM, 46 I/Os, interrupt/ wakeup controller, two 16-bit timers, two SPI interfaces, a 14-bit DAC with push-pull amplifier for driving speaker directly.

The GPT8P340A1 operates over a wide voltage range from 2.3V through 5.5V, plus Low Voltage Reset function to assure system still functions properly when power drops below certain level. The microprocessor can implement software for audio processing functional control and others.

The GPT8P340A1 equips a high performance SPU voice engine to achieve 8-channel voice with ADPCM/PCM data. It can produce attractive and high resolution sound easily. Plus, it features one 14-bit DAC with push-pull amplifier for driving speaker directly. Its large memory area can be used to store both program and audio data. There is a Serial Peripheral Interface (SPI) controller built-in to facilitate communicating with other devices. Furthermore, a SLEEP (power-down) function is also built-in to extend battery life.

2. BLOCK DIAGRAM

2.1. GPT8P340A1



3. FEATURES

- 8-bit micro-processor
- 1M bytes OTP ROM
- 1536-byte SRAM
- 512-byte AUX RAM
- Operating voltage: 2.3V – 5.5V
- Max. CPU operating speed:
 - 12.0MHz @ 2.7V – 5.5V
 - 8.0MHz @ 2.3V – 3.6V
- Programmable CPU clock: /2, /4, /8, /16, /32, /64 and /128 clock frequency
- Six wake-up sources
- 23 IRQs & 4 NMI Interrupts
- Internal built-in regulator to supply core power (3.3V, for 3-battery application). Also internal built-in regulator can be turned off and external 3.6V power is used to supply core power (for 2-battery application).
- SPU(Sound Processing Unit) engine with 8 voice channels
 - Supports 4/5 bit ADPCM and 8/16 bit PCM data format
 - Transform 4/5 bit ADPCM data to 14 bit data to play high quality sound
 - Supports special tag such as Silence Tag, Event tag
- One software channel with noise filter to play high quality sound.
- Low Voltage Detector
 - 8-level (2.3V/2.4V/2.6V/2.9V/3.0V/3.3V/3.6V/4.0V) voltage detector
- Low Voltage Reset
- Peripherals
 - Max. 46 I/O pins (PA[7:0], PB[7:0], PC[5:0], PD[7:0], PE[7:0], PF[7:0])
 - Eight I/Os with high sink current for LED application
 - Key wakeup/interrupt function
 - Built-in 32.768KHz oscillator circuit for real time clock function (X'tal or R-osc)
 - Built-in R-oscillator (external resistor is needed) or X'tal or PLL for system operating clock
 - Internal time base generator
 - Two 16-bit reloadable timer/counters
 - Watchdog timer
 - 14-bit DAC with push-pull amplifier for driving speaker directly
 - IR output
 - Hardware PWMIO
 - Two SPI serial interface I/Os

- Powerful 8-ch Sound Processing Unit (SPU)
 - Variable tone-color sampling rate: max = 96KHz @ SPU_clock = 24MHz
 - 8-voice polyphony
 - Supports PCM/ADPCM tone-color table

4. APPLICATION FIELD

- Handheld game
- Educational toys (Electronic Learning Aids)

5. SIGNAL DESCRIPTIONS

5.1. Main Function PIN


Mnemonic	PIN No.	Type	Description
PD7-0	54-61	O	bi-directional I/O port
PE7-0	46~53	O	bi-directional I/O port
PF7-0	38~45	O	bi-directional I/O port
PA0/IRO/EXT1	101	I/O	PA0 is a bi-directional I/O port, which can be software programmed as wakeup I/O and is shared with IRO (IR output) and external interrupt 1.
PA1/EXT2	100	I/O	PA1 is a bi-directional I/O port, which can be software programmed as wakeup I/O and is shared with external interrupt 2.
PA3 - 2	98,99	I/O	PA3-2 is a bi-directional I/O port, which can be software programmed as wakeup I/O.
PA4/ PWMIO0	97	I/O	PA4 is a bi-directional I/O port, which can be software programmed as wakeup I/O and is shared with PWMIO0.
PA5/ PWMIO1	96	I/O	PA5 is a bi-directional I/O port, which can be software programmed as wakeup I/O and is shared with PWMIO1.
PA6/ PWMIO2	95	I/O	PA6 is a bi-directional I/O port, which can be software programmed as wake up I/O and is shared with PWMIO2.
PA7/PWMIO3	94	I/O	PA7 is a bi-directional I/O port, which can be software programmed as wakeup I/O and is shared with PWMIO3.
PB0/SPI2_CSN/IISCKO	89	I/O	PB0 is shared with SPI2_CSN and IISCKO
PB1/ SPI2_SCK//IISDAO	88	I/O	PB1 is shared with SPI2_SCK and IISDAO
PB2/ SPI2_SDO/IISWSO	87	I/O	PB2 is shared with SPI2_SDO and IISWSO
PB3/ SPI2_SDI	86	I/O	PB3 is shared with SPI2_SDI.
PB4/SPI1_CSN/ PWMIO0	83	I/O	PB4 is shared with SPI1_CSN and shared with PWMIO0and is a high drive IO.
PB5/SPI1_SCK/ PWMIO1/IISCKI	82	I/O	PB5 is shared with SPI1_SCK and IISCKI and shared with PWMIO1 and is a high drive IO.
PB6/SPI1_SDO/ PWMIO2/IISDAI	81	I/O	PB[6:5] is shared with SPI1_SDO and IISDAI and shared with PWMIO2 and is a high drive IO.
PB7/ SPI1_SDI/ PWMIO3/IISWSI	80	I/O	PB7 is shared with SPI1_SDI and IISWSI and shared with PWMIO3 and is a high drive IO.
PC5 -0	102~107	I/O	PC[5:0] is a bi-directional I/O port
R24MI/LPF	119	I	ROSC input connected to VDD33V_REGOUT through a resistor, or RC low pass filter connection for PLL.
RESETB	109	I	System reset input, low active, internal pull high.
AUDP, AUDN	129,127	O	Audio output of push pull DAC
X32I/R32K	120	I	32.768KHz crystal input or connects to VDD33V_REGOUT through a resistor (pin option).
X32O	121	O	32.768KHz crystal output
SIFEN	90	I	OTP serial interface enable, input pin with pull high
OTPSCK	92	I	OTP serial interface clock, input pin with pull low
OTPSDA	91	I/O	OTP serial interface data
VREG_OFF	111	I	Regulator on/off selection, input pin with floating. 0:on, 1: off
PLL24MEN	112	I	Main clock selection, input pin with floating, 1: clock source selected from PLL24MHZ, 0: clock source selected from R-osc.

Mnemonic	PIN No.	Type	Description
MSEL	114	I	Connect this pad to ground
X32SEL	113	I	32KHz oscillator selection, input pin with floating. 0:R-osc; 1:Crystal
TEST	110	I	Test input, internal pull low
VPP	85	P	OTP program power, high voltage pin is used in user mode operating at 7.5V during program cycle and be floating in read cycle
VDD_REGIN	116	P	Power for Regulator
VSS_REG	115		Ground for Regulator
VSS	30,78,125,134, 145,162	P	Ground for core/analog blocks
VDD33V_REGOUT	117	P	3.3V power output from regulator (regulator can be off when external 3V is supplied).
VDD5V	133	P	Power for analog block
VDD_IO	93	P	Power for PA, PC, PD, PE, PF
VSS_IO	84,108	P	Ground for PA, PB, PC, PD, PE, PF
VDD_PB	79	P	Power for PB
VDD_DAC	128	P	Power for push pull DAC driver
VSS_DAC	126	P	Ground for push pull DAC driver
AVDD_DAC	132	P	Analog ground for push pull DAC
AVSS_DAC	131	P	Analog power for push pull DAC
VDD33V	122	P	Power for internal block
NC	1~29,31~37,62 ~77,118,123,1 24,135~144		None used pin for user

Legend: I = Input, O = Output, P = Power

5.2. PIN Map

LQFP 216 Package Top View



6. FUNCTIONAL DESCRIPTIONS

6.1. Memories

GPT8P340A1 contains 1536-byte SRAM, 512-byte AUX RAM and works with 1M bytes OTP ROM.

6.2. Operating States

There are three operation modes involved in GPT8P340A1: standby, halt and operating. The following table shows the differences between these modes.

	Operating	Halt	Standby
CPU	ON	OFF	OFF
32768Hz Oscillator	ON	ON	OFF

6.2.1. Operating Mode

In operating state, all functions (CPU, 32768Hz oscillator, timer/counter...) are activated.


6.2.2. Standby Mode

Turn off 32768Hz oscillator and write “07H” to P_CLK_CPU_Ctrl Register (\$3006) to activate standby mode. The standby mode is a mode that the device is placed in its lowest current consumption state. In standby mode, all functions are turned off; in addition, RAM and I/Os will remain in their previous states.

6.2.3. Halt Mode

Write “07H” to P_CLK_CPU_Ctrl Register (\$3006) but still keeps 32768Hz oscillator running to enter halt mode. In halt mode, CPU clock halts and waits for an event (e.g. key press, timer overflow) to wake up. The 32768Hz related functions, such as timer/counter, may remain active in the halt mode.

The following figure is the GPT8P340A1 state diagram:



6.3. Speech and Melody, and DAC

The GPT8P340A1 uses a high performance SPU voice engine to archive 8-channel voice with ADPCM/PCM code. The SPU also supports automatic zero-crossing concatenating function. A hardware multiplier is also embedded in this SPU for software use. The fixed addresses of RAM area \$0000 - \$009F is designed as address pointers and a data buffer for the 8-channel speech/melody generation. Moreover, one 14-bit software channel with noise filter is also supported. There is one 14-bit DAC with push-pull amplifier for direct audio output.

6.4. Hardware PWMIO

Hardware PWMIO supports 4 LED outputs with brightness control of 256 levels. The clock source of PWMIO can be selected by user's request.

6.5. Low Voltage Detection





The GPT8P340A1 features an 8-level (Software programmable) low voltage detector to detect low voltage events. Users can turn on the low voltage detection that monitors VDD_REGIN periodically to check whether it is lower than the given value. In addition, if LV NMI is enabled, an NMI will be issued to notify CPU if power voltage drops below the given value. Also, the voltage detector will generate a system reset if power supply voltage drops too low.

6.6. Watchdog Timer (WDT)

An on-chip watchdog timer is also available in the GPT8P340A1. The WDT is designed to recover the system from unexpected operations. In some cases, if WDT is not cleared within one second, the WDT will generate a system reset to restart system. If WDT is enabled, the WDT should be cleared periodically to avoid accidental reset. The WDT can be cleared through software programming. Note that the WDT only works when 32768Hz clock is activated.

6.7. SPI Controller

Two Serial Peripheral Interface (SPI) controllers are built-in to enable synchronous serial communication with master/slave peripherals. There are four control signals on SPI including SPICSN, SPICLK (SCK), SPIRX (SDI), and SPITX (SDO). The four signals of SPI1 are shared with PB4, PB5, PB6 and PB7. The four signals of SPI2 are shared with PB0, PB1, PB2 and PB3. While SPI module is enabled by corresponding control bit, these four pins cannot be used as GPIOs and any setting on corresponding GPIO control register will have no effect. Four types of operating modes are supported as follows:


Master Mode, Polarity = 0, Phase=0

Master Mode, Polarity = 1, Phase=0

Master Mode, Polarity = 0, Phase=1

Master Mode, Polarity = 1, Phase=1

7. ELECTRICAL SPECIFICATIONS

7.1. Absolute Maximum Ratings

Characteristics	Symbol	Ratings
DC Supply Voltage	V ₊	< 7.0V
Input Voltage Range	V _{IN}	-0.5V to V ₊ + 0.5V
Operating Temperature	T _A	0°C to +70°C
Storage Temperature	T _{STO}	-50°C to +150°C

Note: Stresses beyond those given in the Absolute Maximum Rating table may cause permanent damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.


7.2. DC Characteristics (VDD_REGIN=4.5V, for 3-battery Application, Internal Regulator Enabled Output, TA=25°C)

Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
Operating Voltage	VDD_REGIN	2.7	-	5.5	V	For 3-battery
Operating Current	I _{OP1}	-	7	9	mA	F _{CPU} = 8.0MHz @ 4.5V F _{XTAL} = 16.0MHz, no load, DAC disabled.
	I _{OP2}	-	8.2	12	mA	F _{CPU} = 12.0MHz @ 4.5V F _{ROSC} = 24.0MHz, no load, DAC disabled.
Standby Current (Regulator on)	I _{STBYR}	-	-	10	μA	VDD_REGIN = 4.5V, internal regulator on, all off.
Input High Level(PA/PB/PC) (PD/PE/PF)	V _{IH1} V _{IH2}	-	2.5 2	-	V	VDD_IO = 4.5V
Input Low Level(PA/PB/PC) (PD/PE/PF)	V _{IL1} V _{IL2}	-	1.8 1.9	-	V	VDD_IO = 4.5V
Output High Current (I/O) PA	I _{OH1}	9.1	13	16.9	mA	VDD_IO = 4.5V, V _{OH} = 3.15V
PB4~PB7	I _{OH2}	11.2	16	20.8		
PB0~PB3/PC	I _{OH3}	7	10	13		
PD/PE/PF	I _{OH4}	4.2	6	7.8		
Output Sink Current (I/O) PA4~PA7	I _{OL1}	25	50	75	mA	VDD_IO = 4.5V, V _{OL} = 1.35V
PB4~PB7	I _{OL2}	15	30	45		
PA0~PA3/PB0~PB3	I _{OL3}	5.6	8	10.4		
PD/PE/PF	I _{OL4}	4.9	7	9.1		
Input Pull-Low Resistor PA(weak pull)	R _{PL}	100	150	200	KΩ	V _{IN} = 4.5V
PA(strong pull)		35	50	65		
PB~PF		35	50	65		
Input Pull-High Resistor PA(weak pull)	R _{PH}	100	150	200	KΩ	V _{IN} = 0V
PA(strong pull)		35	50	65		
PB,PC		35	50	65		
OSC Resistor	R _{osc}	-	22	-	KΩ	F _{osc} = 24MHz @ 4.5V
OSC32K Resistor	R _{osc32k}	-	3	-	MΩ	F _{osc32} = 32768Hz @ 4.5V
CPU Clock	F _{CPU}	-	-	12	MHz	F _{CPU} = F _{osc} /2 @ 2.7V


7.3. DC Characteristics(VDD_REGIN= 3.0V, for 2-battery Application, Internal Regulator Output Disabled, TA=25°C)

Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
Operating Voltage	VDD_REGIN	2.3	-	3.6	V	For 2-battery
Operating Current	I _{OP1}	-	5	8	mA	F _{CPU} = 8.0MHz @ 3.0V F _{XTAL} = 16.0MHz, no load, DAC disabled.
	I _{OP2}	-	7	10	mA	F _{CPU} = 12.0MHz @ 3.0V F _{ROSC} = 24.0MHz, no load, DAC disabled.
Standby Current (Regulator off)	I _{STBY}	-	1	5	μA	VDD_REGIN = 3.0V, all off
Input High Level(PA/PB/PC) (PD/PE/PF)	V _{IH1} V _{IH2}	-	1.8 1.5	-	V	VDD_IO = 3.0V
Input Low Level(PA/PB/PC) (PD/PE/PF)	V _{IL1} V _{IL2}	-	1.2 1.4	-	V	VDD_IO = 3.0V
Output High Current (I/O) PA PB4~PB7 PB0~PB3/PC PD/PE/PF	I _{OH1} I _{OH1} I _{OH2} I _{OH3}	4.2 5.6 3.5 2.1	6 8 5 3	7.8 10.4 6.5 3.9	mA	VDD_IO = 3.0V, V _{OH} = 2.1V
Output Sink Current (I/O) PA4~PA7 PB4~PB7 PA0~PA3/PB0~PB3 PD/PE/PF	I _{OL1} I _{OL2} I _{OL3} I _{OL4}	13 8 3.2 3.5	25 16 4.5 5	37 24 5.85 6.5	mA	VDD_IO = 3.0V, V _{OL} = 0.9V
Input Pull-Low Resistor PA(weak pull) PA(strong pull) PB~PF	R _{PL}	100 35 35	150 50 50	200 65 65	KΩ	V _{IN} = 3.0V
Input Pull-High Resistor PA(weak pull) PA(strong pull) PB,PC	R _{PH}	100 35 35	150 50 50	200 65 65	KΩ	V _{IN} = 0V
OSC Resistor	R _{OSC}	-	33	-	KΩ	F _{OSC} = 16MHz @ 3.0V
OSC32K Resistor	R _{OSC32k}	-	3	-	MΩ	F _{OSC32} = 32768Hz @ 3.0V
CPU Clock	F _{CPU}	-	-	8	MHz	F _{CPU} = F _{OSC} /2 @ 2.3V


7.4. The Relationship between the R_{osc} and the F_{osc}



7.6. The Relationship between the F_{CPU} and the I_{OP}



7.5. The Relationship between the R_{32K} and the F_{32K}




7.7. DAC Characteristics (VDD_REGIN = 5.0V, TA = 25°C)

Characteristics	Symbol	Limit			Unit
		Min.	Typ.	Max.	
DAC Resolution	RESO	-	-	14	bit
THD+n (5V@0.45W)	-	-	0.18	-	%
Noise at No Signal	-	-	-64	-	dBr A
Dynamic Range(-60dB)	-	-	-64	-	dBr A


7.8. Regulator Characteristics (TA = 25°C)

Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
Input Voltage	VREGI	2.3	4.5	5.5	V	
Maximum Current Output	IREGO	-	-	60	mA	VDD_REGIN = 4.5V, $\Delta VDD33V_REGOUT < 220$ mV
Output Voltage	VREGO	3.135	3.3	3.465	V	$VREGI > 3.5V$
Standby Current	IRGES	-	2.5	-	uA	

Regulator driving current 30mA:




Regulator driving current 60mA:



8. APPLICATION CIRCUITS


8.1. For 3-battery Application, Internal 3.3V Regulator Enabled, ROSC24M XTAL32K Selected, PB[4:7] Connected to 3.3V SPI Flash using Internal 3.3V Regulator Power - (1)



Note*1: These capacitor values are for design guidance only. The recommended 32K XTAL features are ESR=11.2~60K and CL1=CL2 =26~36pF (including PCB parasitic loading, for example, user should apply additional 20~30pF on X32I and X32O if PCB parasitic loading is 6pF).

Note*2: This capacitor can be removed if this node is immune from noise.

8.2. Internal 3.3V Regulator Disabled, for 2-battery Application, System PLL XTAL32K Selected - (2)



Note*1: These capacitor values are for design guidance only. The recommended 32K XTAL features are ESR=11.2~60K and CL1=CL2 =26~36pF (including PCB parasitic loading, for example, user should apply additional 20~30pF on X32I and X32O if PCB parasitic loading is 6pF).

9. PACKAGE/PAD LOCATIONS

9.1. Ordering Information

Product Number	Package Type
GPT8P340A1 - NnnV - C	Chip form

Note1: Code number is assigned for customer.

Note2: Code number (N = A - Z or 0 - 9, nn = 00 - 99); version (V = A - Z).

10. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Generalplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. GENERALPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, GENERALPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. GENERALPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by GENERALPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

11. REVISION HISTORY

Date	Revision #	Description	Page
Jul. 28, 2016	1.2	update IOH/IOL variation range	9-11
Aug. 12, 2014	1.1	update DC and regulator characteristic and its application circuit	9-12
Nov. 12, 2013	1.0	Original	17