GS5470

2A, 4.5V-21V Input,500kHz Synchronous, Step-Down Converter

GENERAL DESCRIPTION

The GS5470 is a fully integrated, high efficiency 2A synchronous rectified step-down converter. The GS5470 operates at high efficiency over a wide output current load range. This device offers two operation modes, PWM control and PFM Mode switching control, which allows a high efficiency over the wider range of the load. The GS5470 requires a minimum number of readily available standard external components and is available in an 6-pin SOT23 ROHS compliant package.

APPLICATIONS

- Distributed Power Systems
- Digital Set Top Boxes
- Flat Panel Television and Monitors
- Wireless and DSL Modems
- Notebook Computer

FEATURES

- High Efficiency: Up to 96%
- 500KHz Frequency Operation
- 2A Output Current
- No Schottky Diode Required
- 4.5V to 21V Input Voltage Range
- 0.8V Reference
- Slope Compensated Current Mode Control for Excellent Line and Load Transient Response
- Integrated internal compensation
- Stable with Low ESR Ceramic Output Capacitors
- Over Current Protection with Hiccup-Mode
- Thermal Shutdown
- Inrush Current Limit and Soft Start
- Available in SOT23-6 Package
- -40°C to +85°C Temperature Range

TYPICAL APPLICATION




Figure 1. Basic Application Circuit



ABSOLUTE MAXIMUM RATINGS (Note 1)

Input Supply Voltage0.3V to 22V	Thermal Resistance θJA170°C/W
EN Voltages0.3V to 6V	Junction Temperature(Note2)150°C
FB Voltages0.3V to 6V	Operating Temperature Range40°C to 85°C
SW Voltage0.3V to (VIN+0.5V)	Lead Temperature(Soldering,10s)300°C
BS Voltage(VSW-0.3V) to (VSW+5V)	Storage Temperature Range65°C to 150°C
Power Dissipation0.6W	ESD HBM(Human Body Mode)2kV
Thermal Resistance θJC130°C/W	ESD MM(Machine Mode)200V

PACKAGE/ORDER INFORMATION

705.054	Order Part Number	Package	Top Marking
TOP VIEW			
SW 2 5 EN VIN 3 4 FB	GS5470	SOT23-6	AS03YW

Y:Year, W:Week

PIN DESCRIPTION

Pin Name	Pin Number	Description
GND	1	Analog ground pin.
SW	2	Switching Pin.
VIN	3	Power supply Pin
FB	4	Adjustable version feedback input. Connect FB to the center point of the external resistor divider
EN	5	Drive this pin to a logic-high to enable the IC. Drive to a logic-low to disable the IC and enter micro-power shutdown mode.
BS	6	Bootstrap. A capacitor connected between SW and BS pins is required to form a floating supply across the high-side switch driver.



ELECTRICAL CHARACTERISTICS (Note 3)

(VIN=12V, VOUT=5V, TA = 25°C, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Input Voltage Range		4.5		21	V
Supply Current in Operation	VEN=3.0V, VFB=2V		0.6	0.8	mA
Supply Current in Shutdown	VEN =0 or EN = GND		1		μA
Regulated Feedback Voltage	TA = 25°C, 4.5V≤ VIN	0.776	0.800	0.824	V
	≤20V				
High-Side Switch On-Resistance	VEN=0V, VSW=0V		90		mΩ
Low-Side Switch On-Resistance	VEN=0V, VSW=12V		70		mΩ
High-Side Switch Leakage Current	Minimum Duty Cycle			1	μA
Low-Side Switch Leakage Current				1	μA
Upper Switch Current Limit			4.5		Α
OVP			22		V
Oscillation Frequency		400	500	580	KHz
Maximum Duty Cycle	VFB=0.7V		92		%
Minimum On-Time			60		nS
Soft-start Time	Tss		2		mS
Thermal Shutdown			180		$^{\circ}\!\mathbb{C}$


Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.


Note 2: TJ is calculated from the ambient temperature TA and power dissipation PD according to the following formula: $TJ = TA + (PD) \times (170^{\circ}C/W)$.


Note 3: 100% production test at +25°C. Specifications over the temperature range are guaranteed by design and characterization.





TYPICAL PERFORMANCE CHARACTERISTICS














FUNCTIONAL BLOCK DIAGRAM




Figure 2. GS5470 Block Diagram



FUNCTIONAL DESCRIPTION

Internal Regulator

The GS5470 is a current mode step down DC/DC converter that provides excellent transient response with no extra external compensation components. This device contains an internal, low resistance, high voltage power MOSFET, and operates at a high 500K operating frequency to ensure a compact, high efficiency design with excellent AC and DC performance.

Error Amplifier

The error amplifier compares the FB pin voltage with the internal FB reference (V_{FB}) and outputs a current proportional to the difference between the two. This output current is then used to charge or discharge the internal compensation network to form the COMP voltage, which is used to control the power MOSFET current. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design.

Internal Soft-Start

The soft-start is implemented to prevent the converter output voltage from overshooting during startup. When the chip starts, the internal circuitry generates a soft-start voltage (SS) ramping up from 0V to 0.8V. When it is lower than the internal reference (REF), SS overrides REF so the error amplifier uses SS as the reference. When SS is higher than REF, REF regains control. The SS time is internally fixed to 2ms.

Over-Current-Protection and Hiccup

The GS5470 has cycle-by-cycle over current limit when the inductor current peak value exceeds the set current limit threshold. Meanwhile, output voltage starts to drop until below the Under-Voltage (UV) FΒ threshold, typically 30% below the reference. Once a UV is triggered, the GS5470 enters hiccup mode to periodically restart the part. This protection mode is especially useful when the output is dead-short to ground. The average short circuit current is greatly reduced to alleviate the thermal issue and to protect the regulator. The GS5470 exits the hiccup mode once the over current condition is removed.

Startup and Shutdown

If both VIN and EN are higher than their appropriate thresholds, the chip starts. The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides stable supply for the remaining circuitries. Three events can shut down the chip: EN low, VIN low and thermal shutdown. In the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.



APPLICATIONS INFORMATION

Setting the Output Voltage

The external resistor divider is used to set the output voltage (see Typical Application on page 1). The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation capacitor. Choose R1 to be around $100k\Omega$ for optimal transient response. R2 is then given by:

$$R2 = \frac{R1}{\frac{V_{OUT}}{V_{FB}} - 1}$$

Inductor Selection

A 4.7 μ H to 22 μ H inductor with a DC current rating of at least 25% percent higher than the maximum load current is recommended for most applications. For highest efficiency, the inductor DC resistance should be less than 15m Ω . For most designs, the inductance value can be derived from the following equation.

$$L = \frac{V_{out} \times (V_{IN} - V_{out})}{V_{IN} \times \Delta I_L \times f_{o.s.c}}$$

Where ΔIL is the inductor ripple current. Choose inductor ripple current to be approximately 30% if the maximum load current 2A. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

Under light load conditions below 100mA, larger inductance is recommended for improved efficiency.

Input Capacitor Selection

The input capacitor reduces the surge current drawn from the input and switching noise from the device. The input capacitor impedance at the switching frequency should be less than input source impedance to prevent high frequency switching current passing to the input. A low ESR input capacitor sized for maximum RMS current must be used. Ceramic capacitors with X5R or

X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. A 22µF ceramic capacitor for most applications is sufficient. A large value may be used for improved input voltage filtering.

Output Capacitor Selection

The output capacitor (COUT) is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltage ripple can be estimated by:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{V_{\text{IN}} \times f_{\text{OSC}} \times L} \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{OSC}} \times C_{\text{OUT}}}\right)$$

Where L is the inductor value and RESR is the equivalent series resistance (ESR) value of the output capacitor. In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated by:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{OSC}}^2 \times L \times C_{\text{OUT}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{OSC}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times R_{\text{ESR}}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The GS5470 can be optimized for a wide range of capacitance and ESR values.



PCB Layout Recommendations

PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance. If change is necessary, please follow these guidelines and take Figure 3 for reference.

Keep the path of switching current short and minimize the loop area formed by Input capacitor, high-side MOSFET and low-side MOSFET.

Bypass ceramic capacitors are suggested to be put close to the VIN Pin.

Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.

VOUT, SW away from sensitive analog areas such as FB.

Connect IN, SW, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.

An example of 2-layer PCB layout is shown in Figure 3 for reference.





Figure 3. GS5470 Suggested Layout



PACKAGE DESCRIPTION

S0T23-6





NOTICE

Information furnished is believed to be accurate and reliable. However Globaltech Semiconductor assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Globaltech Semiconductor. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information without express written approval of Globaltech Semiconductor.

CONTACT US

GS Headquarter		
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	4F.,No.43-1,Lane11,Sec.6,Minquan E.Rd Neihu District Taipei City 114, Taiwan (R.O.C)	
6	886-2-2657-9980	
0	886-2-2657-3630	
@	sales_twn@gs-power.com	

	RD Division
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	824 Bolton Drive Milpitas. CA. 95035
E	1-408-457-0587

