GS5581/B

1.5MHz, 1A Synchronous Step-Down Converter

Product Description

The GS5581/B are high-efficiency, high frequency synchronous step-down DC-DC regulator ICs capable of delivering up to 1A output currents. The GS5581/B can operate over a wide input voltage range from 2.6V to 6V and integrates main switch and synchronous switch with very low $R_{\rm DS(ON)}$ to minimize the conduction loss.

It is ideal for powering portable equipment that runs from a single cell Lithium-Ion (Li+) battery. The output voltage can be regulated as low as 0.6V.

The GS5581/B offers two operation modes, PWM mode and PFM Mode switching control, which allows a high efficiency over the wider range of the load


Features

- High Efficiency: Up to 96%
- 1.5MHz Constant Frequency Operation
- 1A Output Current
- No Schottky Diode Required
- 2.6V to 6V Input Voltage Range
- Adjustable Output Voltage Range Options from 0.6V to V_{IN}
- Slope Compensated Current Mode Control for Excellent Line and Load Transient Response
- Short Circuit Protection
- Thermal Fault Protection
- Inrush Current Limit and Soft Start
- <1µA Shutdown Current
- Tiny DFN2x2-6L and SOT23-5L Packages
- RoHS Compliant, 100%Pb & Halogen Free

Applications

- Cellular and Smart Phones
- Wireless and DSL Modems
- PDAs
- Digital Still and Video Cameras
- MP3 Players

Block Diagram






Packages & Pin Assignments

Packages & Pill A	toorgrinionto		
GS5581I	FAF(DFN2x2-6L)	GS5581BFAF(DFN2x2-6L)	
NC 1 EN 2 V _{IN} 3		LX 1 6 GND GND 2 GND 5 V _{IN} FB 3 4 EN	
(Top View)	(Top View)	
GS5581	LAF(SOT23-5L)	GS5581LBF(SOT23-5L)	
FB V _{IN} 5 4 1 2 3 EN GND LX (Top View)		LX FB 5 4 V _{IN} GND EN (Top View)	
Pin Name		Description	
EN	Chip Enable Pin. Drive EN above 1.5V to turn on the part. Drive EN below 0.4V to turn it off. Do not leave EN floating.		
GND	Analog ground pin.		
LX	Power Switch Output. It is the switch node connection to Inductor. This pin connects to the drains of the internal P-ch and N-ch MOSFET switches.		
V _{IN}	Analog supply input pin.		
NC	No connected.		
FB	Output Voltage Feedback Pin. An internal resistive divider divides the output voltage down for comparison to the internal reference voltage.		


Ordering Information



Part Number	Temperature Range	Output Voltage	Package
GS5581FAF	-40°C to 85°C	ADJ	DFN2x2-6L
GS5581BFAF	-40°C to 85°C	ADJ	DFN2x2-6L
GS5581LAF	-40°C to 85°C	ADJ	SOT23-5L
GS5581LBF	-40°C to 85°C	ADJ	SOT23-5L



Marking Information



Part Number	Package	GS P/N	Voltage Code	Date Code
GS5581FAF	DFN2x2-6L	FA	А	Y
GS5581BFAF	DFN2x2-6L	FB	Α	YW
GS5581LAF	SOT23-5L	FA	Α	YW
GS5581LBF	SOT23-5L	FA	В	YW

Absolute Maximum Ratings (Note 1)

Symbol	Description	Value		Units
V _{IN}	Supply Voltage	-0.3 t	-0.3 to 6.5	
	RUN,FB Voltages	-0.3 to	o 6.5	V
V _{SW}	SW Voltage	-0.3 to (\	V _{IN} +0.3)	V
I _{PK}	Peak SW sink and Source Current	2.	5	Α
T _A	Operating Temperature Range	-40 to +85		°C
TJ	Junction Temperature (Note 2)	125		°C
T _{STG}	Storage Temperature Range	-65 to	+150	°C
T _{LEAD}	Lead Temperature(Soldering,10s)	300		°C
ESD	HBM(Human Body Mode)	2000		V
E2D	MM(Machine Mode)	20	00	V
۵	Thermal Resistance Junction to Ambient	DFN2x2-6L	130	°C/W
θ_{JA}	Thermal Resistance Junction to Ambient	SOT-23-5L	250	C/VV

Typical Application Circuit




Figure 1. GS5581/B Adjustable Output Voltage Regulator



Electrical Characteristics (Note 3)

 V_{IN} = V_{EN} =3.6V, V_{OUT} =1.8V, T_A =25°C, unless otherwise noted.


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
V _{IN}	Input Voltage	-	2.6	-	6	V	
V_{UVLO}	UVLO Threshold	V _{IN} Rising	-	2.31	2.45	V	
ΙQ	Input DC Supply Current	I _{LOAD} =0mA	-	40	70	μА	
I _{SHDN}	Shutdown Mode	V _{EN} =0V, V _{IN} =4.2V (Note 4)	-	-	1.0		
		T _A =25°C	0.588	0.600	0.612		
V_{FB}	Regulated Feedback Voltage	0°C≤T _A ≤85°C	0.586	0.600	0.613	V	
	Voltage	-40°C≤T _A ≤85°C	0.585	0.600	0.615		
V _{EN}	V _{EN} Threshold	-	0.4	1.0	1.5	V	
I _{EN}	I _{EN} Leakage Current	-	-	-	±1.0	μΑ	
I _{SW}	SW Leakage Current	V _{EN} =0V,V _{IN} =V _{LX} =5V	-	-	±10	μΑ	
R _{DS(ON)H}	On Resistance of PMOS	L =400mA	-	0.28	-		
R _{DS(ON)L}	ON Resistance of NMOS	I _{SW} =100mA	-	0.2	-	Ω	
I _{PK}	Peak Current Limit	V _{IN} =3V,V _{OUT} =90%	1.5	-	-	Α	
REG _{LINE}	Output Voltage Line Regulation	V _{IN} =2.7V to 5.5V	-	0.2	-		
REG _{LOAD}	Output Voltage Load Regulation	VOUT=1.8V, lout From 0.2A to 0.4A	-	0.1	-	%	
Fosc	Oscillation Frequency		_	1.5	-	MHz	


- Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
- Note 2: T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formula: $T_J = T_A + (P_D) \times (\theta_{JA})$. Note 3: 100% production test at +25°C. Specifications over the temperature range are guaranteed by design and
- characterization.
- Note 4: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.





Typical Performance Characteristics


T_A=25°C, unless Otherwise noted














Typical Performance Characteristics (Continue)


T_A=25°C, unless Otherwise noted

Load Transient Response V_{IN}=3.6V, V_{OUT}=1.2V,I_{OUT}= 0.2A to 1A




2ms/div

Load Transient Response V_{IN}=5V, V_{OUT}=3.3V,I_{OUT}= 0.5A to 1A




2ms/div

Startup Waveform with EN Turn on V_{IN}=5V, V_{OUT}=3.3V Into 1A Resistive




50µs/div

Startup Waveform with EN Tied to IN




2ms/div

Shutdown Waveform with EN Tied to IN V_{IN}=5V, V_{DUT}=3.3V, 1A Resistive Load



200µs/div

Startup Waveform with EN Tied to IN V_{IN}=5V, V_{OUT}=1.8V Into NoLoad



100µs/div

Functional Description

GS5581/B is a synchronous buck regulator IC that integrates the PWM/PFM control, high-side and low-side MOSFETs on the same die to minimize the switching transition loss and conduction loss. With ultra low R_{DS(ON)} power switches and proprietary PWM control, this regulator IC can achieve the highest efficiency and the highest switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.

The GS5581/B requires only three external power components (C_{IN} , C_{OUT} and L). The adjustable version can be programmed with external feedback to any voltage, ranging from 0.6V to the input voltage.

The internal error amplifier and compensation provides excellent transient response, load, and line regulation. Soft start function prevents input inrush current and output overshoot during start up.

Applications Information

Setting the Output Voltage

The internal reference V_{REF} is 0.6V(Typical). The output voltage is divided by a resistor, R1 and R2 to the FB pin. The output voltage is given by:

$$V_{OUT} = V_{REF} \times (1 + \frac{R_1}{R_2})$$

Inductor Selection

For most designs, the GS5581/B operates with inductors of 1µH to 4.7µH. Low inductance values are physically smaller but require faster switching, which results in some efficiency loss. The inductor value can be derived from the following equation:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{OSC}}$$

Where ΔI_L is inductor Ripple Current. Large value inductors result in lower ripple current and small value inductors result in high ripple current. For optimum voltage-positioning load transients, choose an inductor with DC series resistance in the $50m\Omega$ to $150m\Omega$ range.

Input Capacitor Selection

With the maximum load current at 1.0A, the maximum ripple current through input capacitor is about 0.6Arms. A typical X7R or better grade ceramic capacitor with 6V rating and greater than 10uF capacitance can handle this ripple current well. To minimize the potential noise problem, place this ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by $C_{\rm IN}$, and IN/GND pins.

Output Capacitor Selection

The output capacitor is required to keep the output voltage ripple small and to ensure regulation loop stability. The output capacitor must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended due to their low ESR and high ripple current ratings. The output ripple ΔV_{OUT} is determined by:

$$\Delta V_{\text{OUT}} \leq \frac{V_{\text{OUT}}x(V_{\text{IN}} - V_{\text{OUT}})}{V_{\text{IN}}xf_{\text{OSC}}xL}x\left(\text{ESR} + \frac{1}{8xf_{\text{OSC}}xC3}\right)$$

A 10µF ceramic Capacitor can satisfy most applications.

PC Board Layout Checklist


When laying out the printed circuit board, the following checking should be used to ensure proper operation of the GS5581/B. Check the following in your layout:

- 1. The power traces, consisting of the GND trace, the SW trace and the V_{IN} trace should be kept short, direct and wide.
- Does the (+) plates of C_{IN} connect to V_{IN} as closely as possible. This capacitor provides the AC current to the internal power MOSFET.
- 3. Keep the switching node, SW, away from the sensitive V_{OUT} node.
- 4. Keep the (-) plates of C_{IN} and C_{OUT} as close as possible.



Package Dimension

DFN2x2-6L(0.75-0.65)




	Dimensions						
CVMDOL		Millimeters			Inches		
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.70	0.75	0.80	0.028	0.030	0.031	
A1	-	0.02	0.05	-	0.001	0.002	
А3	0.18	0.20	0.25	0.007	0.008	0.010	
b	0.25	0.30	0.35	0.010	0.012	0.014	
D	1.95	2.00	2.05	0.077	0.079	0.081	
D2	1.00	-	1.45	0.039	_	0.057	
е		0.65 BSC			0.026 BSC		
E	1.95	2.00	2.05	0.077	0.079	0.081	
E2	0.50	-	0.85	0.020	-	0.033	
L	0.25	0.30	0.40	0.010	0.012	0.016	
h	0.1	0.15	0.2	0.004	0.006	0.008	



Package Dimension

SOT23-5L PLASTIC PACKAGE



	Dimensions				
OVARDOL	Millin	neters	Inches		
SYMBOL	MIN	MAX	MIN	MAX	
Α	0.95	1.45	0.037	0.057	
A 1	0.05	0.15	0.002	0.006	
A2	0.90	1.30	0.035	0.051	
b	0.30	0.50	0.012 0.020		
С	0.08	0.20	0.003	0.008	
D	2.80	3.00	0.110 0.118		
E	2.60	3.00	0.102 0.118		
E1	1.50	1.70	0.059 0.067		
е	0.95	(TYP)	0.037	(TYP)	
e1	1.90	(TYP)	0.075	(TYP)	
L	0.35	0.55	0.014	0.022	
L1	0.60	0.60 (TYP) 0.024 (TYP)			
G	0.25 (TYP) 0.4			(TYP)	
θ	0°	8°	0°	8°	



NOTICE

Information furnished is believed to be accurate and reliable. However Globaltech Semiconductor assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Globaltech Semiconductor. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information without express written approval of Globaltech Semiconductor.

CONTACT US

	GS Headquarter
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	4F.,No.43-1,Lane11,Sec.6,Minquan E.Rd Neihu District Taipei City 114, Taiwan (R.O.C)
S	886-2-2657-9980
0	886-2-2657-3630
@	sales_twn@gs-power.com

	RD Division
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	824 Bolton Drive Milpitas. CA. 95035
6	1-408-457-0587

