

165-Bump BGA Commercial Temp Industrial Temp

288Mb SigmaQuad-II+ Burst of 4 SRAM

Up to 675 MHz 1.8 V V_{DD} 1.5 V I/O

Features

- For use with GSI FPGA-based Controller IP
- 3.0 Clock Latency
- Simultaneous Read and Write SigmaQuad[™] Interface
- JEDEC-standard pinout and package
- Dual Double Data Rate interface
- Byte Write controls sampled at data-in time
- Burst of 4 Read and Write
- Dual-Range On-Die Termination (ODT) on Data (D), Byte Write (BW), and Clock (K, K) inputs
- 1.8 V +100/-100 mV core power supply
- 1.5 V HSTL Interface
- Pipelined read operation
- Fully coherent read and write pipelines
- ZQ pin for programmable output drive strength
- Data Valid Pin (QVLD) Support
- IEEE 1149.1 JTAG-compliant Boundary Scan
- 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
- 6/6 RoHS-compliant 165-bump BGA package

SigmaQuad[™] Family Overview

The GS82582DT21/39GE are built in compliance with the SigmaQuad-II+ SRAM pinout standard for Separate I/O synchronous SRAMs. They are 301,989,888-bit (288Mb) SRAMs. The GS82582DT21/39GE SigmaQuad SRAMs are

just one element in a family of low power, low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.

Clocking and Addressing Schemes

The GS82582DT21/39GE SigmaQuad-II+ SRAMs are synchronous devices. They employ two input register clock inputs, K and \overline{K} . K and \overline{K} are independent single-ended clock inputs, not differential inputs to a single differential clock input buffer.

Each internal read and write operation in a SigmaQuad-II+ B4 RAM is four times wider than the device I/O bus. An input data bus de-multiplexer is used to accumulate incoming data before it is simultaneously written to the memory array. An output data multiplexer is used to capture the data produced from a single memory array read and then route it to the appropriate output drivers as needed. Therefore the address field of a SigmaQuad-II+ B4 RAM is always two address pins less than the advertised index depth (e.g., the 16M x 18 has a 4M addressable index).

Parameter Synopsis

	-675S	-633S	-550S
tKHKH	1.48 ns	1.58 ns	1.81 ns





8M x 36 SigmaQuad-II+ SRAM—Top View

_	1	2	3	4	5	6	7	8	9	10	11
А		SA	SA	W	BW2	ĸ	BW1	R	SA	SA	CQ
В	Q27	Q18	D18	SA	BW3	К	BW0	SA	D17	Q17	Q8
С	D27	Q28	D19	V _{SS}	SA	NC	SA	V _{SS}	D16	Q7	D8
D	D28	D20	Q19	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	Q16	D15	D7
E	Q29	D29	Q20	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	Q15	D6	Q6
F	Q30	Q21	D21	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	D14	Q14	Q5
G	D30	D22	Q22	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	Q13	D13	D5
Н	Doff	V _{REF}	V _{DDQ}	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	V _{DDQ}	V _{REF}	ZQ
J	D31	Q31	D23	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	D12	Q4	D4
К	Q32	D32	Q23	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	Q12	D3	Q3
L	Q33	Q24	D24	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	D11	Q11	Q2
М	D33	Q34	D25	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	D10	Q1	D2
Ν	D34	D26	Q25	V _{SS}	SA	SA	SA	V _{SS}	Q10	D9	D1
Р	Q35	D35	Q26	SA	SA	QVLD	SA	SA	Q9	D0	Q0
R	TDO	ТСК	SA	SA	SA	ODT	SA	SA	SA	TMS	TDI

11 x 15 Bump BGA—15 x 17 mm² Body—1 mm Bump Pitch

Note: BW0 controls writes to D0:D8; BW1 controls writes to D9:D17; BW2 controls writes to D18:D26; BW3 controls writes to D27:D35



16M x 18 SigmaQuad-II+ SRAM—Top View

	1	2	3	4	5	6	7	8	9	10	11
А	CO	SA	SA	W	BW1	ĸ	SA	R	SA	SA	CQ
В	NC	Q9	D9	SA	NC	К	BW0	SA	NC	NC	Q8
С	NC	NC	D10	V _{SS}	SA	NC	SA	V _{SS}	NC	Q7	D8
D	NC	D11	Q10	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	D7
E	NC	NC	Q11	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	D6	Q6
F	NC	Q12	D12	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	Q5
G	NC	D13	Q13	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	D5
Н	Doff	V _{REF}	V _{DDQ}	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	V _{DDQ}	V _{REF}	ZQ
J	NC	NC	D14	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	Q4	D4
К	NC	NC	Q14	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	D3	Q3
L	NC	Q15	D15	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	NC	Q2
М	NC	NC	D16	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	Q1	D2
Ν	NC	D17	Q16	V _{SS}	SA	SA	SA	V _{SS}	NC	NC	D1
Ρ	NC	NC	Q17	SA	SA	QVLD	SA	SA	NC	D0	Q0
R	TDO	ТСК	SA	SA	SA	ODT	SA	SA	SA	TMS	TDI

11 x 15 Bump BGA—15 x 17 mm² Body—1 mm Bump Pitch

 $\label{eq:bound} \frac{Note:}{BW0 \text{ controls writes to D0:D8. }} \overline{BW1 \text{ controls writes to D9:D17. }}$



Pin Description Table

Symbol	Description	Туре	Comments
SA	Synchronous Address Inputs	Input	_
R	Synchronous Read	Input	Active Low
W	Synchronous Write	Input	Active Low
BWn	Synchronous Byte Writes	Input	Active Low
К	Input Clock	Input	Active High
K	Input Clock	Input	Active Low
Dn	Synchronous Data Inputs	Input	—
Qn	Synchronous Data Outputs	Output	—
CQ	Output Echo Clock	Output	_
CQ	Output Echo Clock	Output	_
QVLD	Q Valid Output	Output	_
Doff	Disable DLL when low	Input	Active Low
ODT	On-Die Termination	Input	Low = ODT is Low Impedance High = ODT is High Impedance
ZQ	Output Impedance Matching Input	Input	—
ТСК	Test Clock Input	Input	_
TMS	Test Mode Select	Input	_
TDI	Test Data Input	Input	_
TDO	Test Data Output	Output	_
V _{DD}	Power Supply	Supply	1.8 V Nominal
V _{DDQ}	Isolated Output Buffer Supply	Supply	1.5 V Nominal
V _{REF}	HSTL Input Reference Voltage	Input	_
V _{SS}	Power Supply: Ground	Supply	_
NC	No Connect	_	_

Notes:

1. NC = Not Connected to die or any other pin

2. When ZQ pin is directly connected to V_{DDQ}, output impedance is set to minimum value and it cannot be connected to ground or left unconnected.

3. K and \overline{K} cannot be set to V_{REF} voltage.



Background

Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are needed. Therefore, the SigmaQuad-II+ SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from Separate I/O SRAMs can cut the RAM's bandwidth in half.

SigmaQuad-II+ Burst of 4 SRAM DDR Read

The status of the Address Input, \overline{W} , and \overline{R} pins are sampled by the rising edges of K. \overline{W} and \overline{R} high causes chip disable. A Low on the Read Enable pin, \overline{R} , begins a read cycle. \overline{R} is always ignored if the previous command loaded was a read command. Clocking in a High on the Read Enable pin, \overline{R} , begins a read port deselect cycle.

SigmaQuad-II+ Burst of 4 SRAM DDR Write

The status of the Address Input, \overline{W} , and \overline{R} pins are sampled by the rising edges of K. \overline{W} and \overline{R} High causes chip disable. A Low on the Write Enable pin, \overline{W} , and a High on the Read Enable pin, \overline{R} , begins a write cycle. \overline{W} is always ignored if the previous command was a write command. Data is clocked in by the next rising edge of K, the rising edge of \overline{K} after that, the next rising edge of K, and finally by the next rising edge of \overline{K} .

Special Functions

Byte Write Control

Byte Write Enable pins are sampled at the same time that Data In is sampled. A High on the Byte Write Enable pin associated with a particular byte (e.g., $\overline{BW0}$ controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven High or Low during the data in sample times in a write sequence.

Each write enable command and write address loaded into the RAM provides the base address for a 4-beat data transfer. The x18 version of the RAM, for example, may write 72 bits in association with each address loaded. Any 9-bit byte may be masked in any write sequence.

Data In Sample Time	Data In Sample Time BW0		D0-D8	D9-D17	
Beat 1	Beat 1 0 1		Data In	Don't Care	
Beat 2	1	0 Don't Care		Data In	
Beat 3	0	0	Data In	Data In	
Beat 4	1	0	Don't Care	Data In	

Example x18 RAM Write Sequence using Byte Write Enables

Resulting Write Operation

Byte 1 D0–D8	Byte 2 D9–D17							
Written	Unchanged	Unchanged	Written	Written	Written	Unchanged	Written	
Bea	Beat 1		at 2	Bea	at 3	Beat 4		



FLXDrive-II Output Driver Impedance Control

HSTL I/O SigmaQuad-II+ SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to V_{ss} via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be 5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is between 175 Ω and 350 Ω . Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts in supply voltage and temperature. The SRAM's output impedance circuitry compensates for drifts in supply voltage and temperature periodically triggers an impedance evaluation, resets and counts again. Each impedance evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is implemented with discrete binary weighted impedance steps.

Input Termination Impedance Control

These SigmaQuad-II+ SRAMs are supplied with programmable input termination on Data (D), Byte Write (\overline{BW}), and Clock (K, \overline{K}) input receivers. The input termination is always enabled, and the impedance is programmed via the same RQ resistor (connected between the ZQ pin and V_{SS}) used to program output driver impedance, in conjunction with the ODT pin (6R). When the ODT pin is tied Low, input termination is "strong" (i.e., low impedance), and is nominally equal to RQ*0.3 Thevenin-equivalent when RQ is between 175 Ω and 350 Ω . When the ODT pin is tied High (or left floating—the pin has a small pull-up resistor), input termination is "weak" (i.e., high impedance), and is nominally equal to RQ*0.6 Thevenin-equivalent when RQ is between 175 Ω and 250 Ω . Periodic readjustment of the termination impedance occurs to compensate for drifts in supply voltage and temperature, in the same manner as for driver impedance (see above).

Note:

Data (D), Byte Write (BW), and Clock (K, \overline{K}) input termination is always enabled. Consequently, D, \overline{BW} , K, \overline{K} inputs should always be driven High or Low; they should never be tri-stated (i.e., in a High-Z state). If the inputs are tri-stated, the input termination will pull the signal to $V_{DDQ}/2$ (i.e., to the switch point of the diff-amp receiver), which could cause the receiver to enter a meta-stable state, resulting in the receiver consuming more power than it normally would. This could result in the device's operating currents being higher.

Power-Up Initialization

After power-up, stable input clocks must be applied to the device for 20µs prior to issuing read and write commands. See the tInit timing parameter in the AC Electrical Characteristics section.

Note:

The tInit requirement is independent of the tLock requirement, which specifies how many cycles of stable input clocks (2048) must be applied after the Doff pin has been driven High in order to ensure that the DLL locks properly (and the DLL must lock properly before issuing read and write commands). However, tInit is greater than tLock, even at the slowest permitted cycle time of 8.4ns (2048*8.4ns = 17.2μ s). Consequently, the 20µs associated with tInit is sufficient to cover the tLock requirement at power-up if the Doff pin is driven High prior to the start of the 20µs period.

Also, tInit only needs to be met once, immediately after power-up, whereas tLock must be met any time the DLL is disabled / reset (whether by toggling $\overline{\text{Doff}}$ Low or by stopping K clocks for > 30ns).



Previous Operation	SA	R	W	Current Operation	D					Q			
К↑ (t _{n-1})	K↑ (t _n)	K↑ (t _n)	K↑ (t _n)	K↑ (t _n)	K ↑ (t _{n+1})	<u></u>	K ↑ (t _{n+2})	⊼↑ (t _{n+2½})	К↑ (t _{n+3)}	<u></u>	K ↑ (t _{n+4})	<u></u>	
Deselect	Х	1	1	Deselect	Х	Х		_	Hi-Z	Hi-Z	_	_	
Write	Х	1	Х	Deselect	D2	D3	_	_	Hi-Z	Hi-Z	_	_	
Read	Х	Х	1	Deselect	Х	Х	_	_	Q2	Q3	_	_	
Deselect	V	1	0	Write	D0	D1	D2	D3	Hi-Z	Hi-Z	_	_	
Deselect	V	0	Х	Read	Х	Х	_	_	Q0	Q1	Q2	Q3	
Read	V	Х	0	Write	D0	D1	D2	D3	Q2	Q3	_	—	
Write	V	0	Х	Read	D2	D3	_	_	Q0	Q1	Q2	Q3	

Separate I/O SigmaQuad II+ B4 SRAM Truth Table

Notes:

1. "1" = input "high"; "0" = input "low"; "V" = input "valid"; "X" = input "don't care"

2. "—" indicates that the input requirement or output state is determined by the next operation.

3. Q0, Q1, Q2, and Q3 indicate the first, second, third, and fourth pieces of output data transferred during Read operations.

4. D0, D1, D2, and D3 indicate the first, second, third, and fourth pieces of input data transferred during Write operations.

5. Users should not clock in metastable addresses.



Byte Write Clock Truth Table

	BW			Current Operation	D			
К↑ (t _{n+1})	<u></u>	К↑ (t _{n+2})	<u></u>	K↑ (t _n)	K ↑ (t _{n+1})	⊼↑ (t _{n+1½})	К↑ (t _{n+2})	<u></u>
Т	Т	Т	Т	Write Dx stored if $\overline{BWn} = 0$ in all four data transfers	D0	D2	D3	D4
Т	F	F	F	Write Dx stored if $\overline{BWn} = 0$ in 1st data transfer only	D0	Х	Х	Х
F	Т	F	F	Write Dx stored if $\overline{\text{BWn}}$ = 0 in 2nd data transfer only	Х	D1	Х	Х
F	F	Т	F	Write Dx stored if $\overline{\text{BWn}}$ = 0 in 3rd data transfer only	Х	Х	D2	Х
F	F	F	Т	Write Dx stored if $\overline{BWn} = 0$ in 4th data transfer only	Х	Х	Х	D3
F	F	F	F	Write Abort No Dx stored in any of the four data transfers	Х	Х	Х	Х

Notes:

1. "1" = input "high"; "0" = input "low"; "X" = input "don't care"; "T" = input "true"; "F" = input "false". 2. If one or more $\overline{BWn} = 0$, then $\overline{BW} = "T"$, else $\overline{BW} = "F"$.





x36 Byte Write Enable (BWn) Truth Table

BW0	BW1	BW2	BW3	D0-D8	D9-D17	D18–D26	D27-D35
1	1	1	1	Don't Care	Don't Care	Don't Care	Don't Care
0	1	1	1	Data In	Don't Care	Don't Care	Don't Care
1	0	1	1	Don't Care	Data In	Don't Care	Don't Care
0	0	1	1	Data In	Data In	Don't Care	Don't Care
1	1	0	1	Don't Care	Don't Care	Data In	Don't Care
0	1	0	1	Data In	Don't Care	Data In	Don't Care
1	0	0	1	Don't Care	Data In	Data In	Don't Care
0	0	0	1	Data In	Data In	Data In	Don't Care
1	1	1	0	Don't Care	Don't Care	Don't Care	Data In
0	1	1	0	Data In	Don't Care	Don't Care	Data In
1	0	1	0	Don't Care	Data In	Don't Care	Data In
0	0	1	0	Data In	Data In	Don't Care	Data In
1	1	0	0	Don't Care	Don't Care	Data In	Data In
0	1	0	0	Data In	Don't Care	Data In	Data In
1	0	0	0	Don't Care	Data In	Data In	Data In
0	0	0	0	Data In	Data In	Data In	Data In

x18 Byte Write Enable (BWn) Truth Table

BW0	BW1	D0-D8	D9–D17
1	1	Don't Care	Don't Care
0	1	Data In	Don't Care
1	0	Don't Care	Data In
0	0	Data In	Data In



Absolute Maximum Ratings

(All voltages reference to V_{SS})

Symbol	Description	Value	Units
V _{DD}	Voltage on V _{DD} Pins	-0.5 to 2.9	V
V _{DDQ}	Voltage in V _{DDQ} Pins	–0.5 to V _{DD}	V
V _{REF}	Voltage in V _{REF} Pins	-0.5 to V _{DDQ}	V
V _{I/O}	Voltage on I/O Pins	–0.5 to V _{DDQ} +0.5 (\leq 2.9 V max.)	V
V _{IN}	Voltage on Other Input Pins	–0.5 to V _{DDQ} +0.5 (\leq 2.9 V max.)	V
I _{IN}	Input Current on Any Pin	+/-100	mA dc
I _{OUT}	Output Current on Any I/O Pin	+/-100	mA dc
Tj	Maximum Junction Temperature	125	°C
T _{STG}	Storage Temperature	-55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component.

Recommended Operating Conditions

Power Supplies

Parameter	Symbol	Min	Тур	Мах	Units
Supply Voltage	V _{DD}	1.7	1.8	1.9	V
I/O Supply Voltage	V _{DDQ}	1.4	1.5	1.6	V
Reference Voltage	V _{REF}	V _{DDQ} /2 – 0.05	0.75	V _{DDQ} /2 + 0.05	V

Notes:

The power supplies need to be powered up simultaneously or in the following sequence: V_{DD} , V_{DDQ} , V_{REF} , followed by signal inputs. The power down sequence must be the reverse. V_{DDQ} must not exceed V_{DD} .

For more information, read AN1021 SigmaQuad and SigmaDDR Power-Up.

Operating Temperature

Parameter	Symbol	Min	Тур	Мах	Units
Junction Temperature (Commercial Range Versions)	TJ	0	25	85	°C
Junction Temperature (Industrial Range Versions)*	Tj	-40	25	100	°C

Note:

* The part numbers of Industrial Temperature Range versions end with the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.



Thermal Impedance

Package	Test PCB Substrate	θ JA (C°/W) Airflow = 0 m/s	θ JA (C°/W) Airflow = 1 m/s	θ JA (C°/W) Airflow = 2 m/s	θ JB (C°/W)	θ JC (C°/W)
165 BGA	4-layer	16.10	13.69	12.73	6.54	2.08

Notes:

1. Thermal Impedance data is based on a number of samples from multiple lots and should be viewed as a typical number.

2. Please refer to JEDEC standard JESD51-6.

3. The characteristics of the test fixture PCB influence reported thermal characteristics of the device. Be advised that a good thermal path to the PCB can result in cooling or heating of the RAM depending on PCB temperature.

HSTL I/O DC Input Characteristics

Parameter	Symbol	Min	Мах	Units	Notes
Input Reference Voltage	V _{REF}	V _{DDQ} /2 – 0.05	V _{DDQ} /2 + 0.05	V	_
Input High Voltage	V _{IH1}	V _{REF} + 0.1	V _{DDQ} + 0.3	V	1
Input Low Voltage	V _{IL1}	-0.3	V _{REF} – 0.1	V	1
Input High Voltage	V _{IH2}	0.7 * V _{DDQ}	V _{DDQ} + 0.3	V	2,3
Input Low Voltage	V _{IL2}	-0.3	0.3 * V _{DDQ}	V	2,3

Notes:

1. Parameters apply to K, \overline{K} , SA, D, $\overline{R}, \overline{W}$, \overline{BW} during normal operation and JTAG boundary scan testing.

2. Parameters apply to Doff, ODT during normal operation and JTAG boundary scan testing.

3. Parameters apply to ZQ during JTAG boundary scan testing only.

HSTL I/O AC Input Characteristics

Parameter	Symbol	Min	Мах	Units	Notes
Input Reference Voltage	V _{REF}	V _{DDQ} /2 – 0.08	V _{DDQ} /2 + 0.08	V	_
Input High Voltage	V _{IH1}	V _{REF} + 0.2	V _{DDQ} + 0.5	V	1,2,3
Input Low Voltage	V _{IL1}	-0.5	V _{REF} – 0.2	V	1,2,3
Input High Voltage	V _{IH2}	V _{DDQ} – 0.2	V _{DDQ} + 0.5	V	4,5
Input Low Voltage	V _{IL2}	-0.5	0.2	V	4,5

Notes:

1. V_{IH(MAX)} and V_{IL(MIN)} apply for pulse widths less than one-quarter of the cycle time.

2. Input rise and fall times must be a minimum of 1 V/ns, and within 10% of each other.

3. Parameters apply to K, K, SA, D, R, W, BW during normal operation and JTAG boundary scan testing.

4. Parameters apply to Doff, ODT during normal operation and JTAG boundary scan testing.

5. Parameters apply to ZQ during JTAG boundary scan testing only.



Capacitance

(T_A = 25^oC, f = 1 MHz, V_{DD} = 1.8 V)

Parameter	Symbol	Test conditions	Тур	Мах	Units
Input Capacitance	C _{IN}	V _{IN} = 0 V	4	5	pF
Output Capacitance	C _{OUT}	V _{OUT} = 0 V	6	7	pF
Clock Capacitance	C _{CLK}	V _{IN} = 0 V	5	6	pF

Note:

This parameter is sample tested.


AC Test Conditions

Parameter	Conditions
Input high level	1.25 V
Input low level	0.25 V
Max. input slew rate	2 V/ns
Input reference level	0.75 V
Output reference level	V _{DDQ} /2

Note:

Test conditions as specified with output loading as shown unless otherwise noted.

AC Test Load Diagram



$$\label{eq:RQ} \begin{split} &\mathsf{RQ} = 250 \; \Omega \; (\mathsf{HSTL} \; \mathsf{I/O}) \\ &\mathsf{V}_{\mathsf{REF}} = 0.75 \; \mathsf{V} \end{split}$$

Input and Output Leakage Characteristics

Parameter	Symbol	Test Conditions	Min	Мах
Input Leakage Current (except mode pins)	I _{IL}	$V_{IN} = 0$ to V_{DD}	-2 uA	2 uA
Doff	IILDOFF	$V_{IN} = 0$ to V_{DD}	–20 uA	2 uA
ODT	I _{ILODT}	V _{IN} = 0 to V _{DD}	–20 uA	2 uA
Output Leakage Current	I _{OL}	Output Disable, $V_{OUT} = 0$ to V_{DDQ}	-2 uA	2 uA



Programmable Impedance HSTL Output Driver DC Electrical Characteristics

Parameter	Symbol	Min	Мах	Units	Notes
Output High Voltage	V _{OH1}	V _{DDQ} /2 – 0.12	V _{DDQ} /2 + 0.12	V	1, 3
Output Low Voltage	V _{OL1}	V _{DDQ} /2 – 0.12	V _{DDQ} /2 + 0.12	V	2, 3
Output High Voltage	V _{OH2}	V _{DDQ} - 0.2	V _{DDQ}	V	4, 5
Output Low Voltage	V _{OL2}	V _{SS}	0.2	V	4, 6

Notes:

1. $I_{OH} = (V_{DDQ}/2) / (RQ/5) + -15\% @ V_{OH} = V_{DDQ}/2$ (for: $175\Omega \le RQ \le 350\Omega$).

2. $I_{OL} = (V_{DDQ}/2) / (RQ/5) + -15\% @ V_{OL} = V_{DDQ}/2$ (for: $175\Omega \le RQ \le 350\Omega$).

3. Parameter tested with RQ = 250Ω and V_{DDQ} = 1.5 V.

 $4. \quad 0\Omega \leq RQ \leq \infty \Omega$

5. $I_{OH} = -1.0 \text{ mA}$

6. $I_{OL} = 1.0 \text{ mA}$

_
rre
E
$\overline{\mathbf{O}}$
<u> </u>
Ō
÷
era
7
×
×

-			
Rev:	1.01	4/2016	

14/27

Power measured with output pins floating.

Minimum cycle, $I_{OUT} = 0 \text{ mA}$

- ~ ~ ~ 4

Operating current is calculated with 100% alternating read and write cycles. Standby Current is only after all pending read and write burst operations are completed.

© 2015, GSI Technology

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

DU: 10	Operating Currents		_								
1 1/20				-67	-675S	-63	-633S	-550S	0S		
14	Parameter	Symbol	Test Conditions	0° to 70°C	-40° to 85°C	0° to 70°C	-40° to 85°C	0° to 70°C	40° to ^{85°C}	Units	Notes
	Operating Current (x36)	مما	V _{DD} = Max, I _{OUT} = 0 mA Cycle Time ≥ t _{KHKH} Min	1550	1570	1460	1480	1300	1320	mA	2, 3
	Operating Current (x18)	مما	V _{DD} = Max, I _{OUT} = 0 mA Cycle Time ≥ t _{KHKH} Min	1320	1340	1260	1280	1130	1150	ЧШ	2, 3
	Standby Current (NOP)	ISB1	Device deselected IoUT = 0 mA, f = Max All Inputs \leq 0.2 V or \geq V _{DD} – 0.2 V	660	980	630	650	580	600	ЧШ	2, 4
1	Notes:										





AC Electrical Characteristics

Deremeter	Sumbol	-67	′5S	-63	3S	-55	50S	Units	Notes
Parameter	Symbol	Min	Max	Min	Мах	Min	Max	η	Noi
Clock	I	T		I		I	I	1	
K, K Clock Cycle Time	t _{KHKH}	1.48	8.4	1.58	8.4	1.81	8.4	ns	
K, K Clock Phase Jitter	t _{KVar}	—	0.15	—	0.15	—	0.15	ns	3
K, \overline{K} Clock High Pulse Width	t _{KHKL}	0.45	—	0.45	—	0.45	—	cycle	
K, \overline{K} Clock Low Pulse Width	t _{KLKH}	0.45	_	0.45	_	0.45	_	cycle	
K to \overline{K} High	t _{KHKH}	0.45	0.55	0.45	0.55	0.45	0.55	cycle	
DLL Lock Time	t _{Lock}	2048	_	2048	_	2048	_	cycle	4
K Static to DLL reset	t _{Reset}	30	_	30	_	30	_	ns	
K, \overline{K} Clock Initialization	t _{Init}	20	—	20	—	20	—	μs	5
Output Times									
K to CQ High	t _{KHCQH}	-0.45	0.45	-0.45	0.45	-0.45	0.45	ns	
CQ, \overline{CQ} High to Data Output Valid	t _{CQHQV}	_	0.15	_	0.15	_	0.15	ns	
CQ, CQ High to Data Output Hold	t _{CQHQX}	-0.15	_	-0.15	_	-0.15	_	ns	
CQ, \overline{CQ} High to QLVD	t _{QVLD}	-0.15	0.15	-0.15	0.15	-0.15	0.15	ns	
CQ to \overline{CQ} High	t _{сан} сан	t _{KHKH} (min) - 0.15	t _{KHKH} (max) + 0.15	t _{KHKH} (min) - 0.15	t _{KHKH} (max) + 0.15	t _{KHKH} (min) - 0.15	t _{KHKH} (max) + 0.15	ns	
K Clock High to Data Output High-Z	t _{KHQZ}	_	0.45	_	0.45	_	0.45	ns	
K Clock High to Data Output Low-Z	t _{KHQX1}	-0.45	_	-0.45	_	-0.45	_	ns	
Input Setup & Hold Times (see Note	e 1)								
Address Input Setup Time	t _{AVKH}	0.35	—	0.35	—	0.35	—	ns	
Address Input Hold Time	t _{KHAX}	0.35	—	0.35	—	0.35	—	ns	
$\overline{R}, \overline{W}$ Control Input Setup Time	t _{IVKH}	0.35	—	0.35	—	0.35	—	ns	
\overline{R} , \overline{W} Control Input Hold Time	t _{KHIX}	0.35	_	0.35	_	0.35	_	ns	
BWn Control Input Setup Time	t _{IVKH}	not specified	_	not specified	_	not specified	_	ns	2
BWn Control Input Hold Time	t _{KHIX}	not specified	_	not specified	_	not specified	_	ns	2
BWn Control Input Pulse Width	t _{IPW}	0.25	_	0.25	_	0.25	_	ns	
Data Input Setup Time	t _{DVKH}	not specified	_	not specified	_	not specified	_	ns	2
Data Input Hold Time	t _{KHDX}	not specified	_	not specified	_	not specified	_	ns	2
Data Input Pulse Width	t _{DPW}	0.25	_	0.25	_	0.25	_	ns	T

Notes:

1. All inputs must meet the specified setup and hold times at all latching clock edges.

2. The unspecified setup and hold time requirements for BWn and Data Inputs are met by the controller IP via per-pin calibration/deskew. Consequently, input pulse width requirements are specified for these particular signals.

3. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.


4. V_{DD} slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once V_{DD} and input clocks are stable.

5. After device power-up, 20µs of stable input clocks (as specified by tInit) must be supplied before reads and writes are issued.


Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.












Write-NOP Timing Diagram









JTAG Port Operation

Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with V_{DD} . The JTAG output drivers are powered by V_{DD} .

Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V_{DD} or V_{SS} . TDO should be left unconnected.

Pin	Pin Name	I/O	Description
ТСК	Test Clock	In	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	In	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	In	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

JTAG Pin Descriptions

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automatically at power-up.

JTAG Port Registers

Overview

The various JTAG registers, referred to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

Bypass Register

The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.


Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan



Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

JTAG TAP Block Diagram



Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

ID Register Contents

									See	BSC	DL M	odel												SI 1 ED II	EC		ndo				Presence Bit
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	0
	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	1	1	0	1	1	0	0 1	1




Tap Controller Instruction Set

Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.



JTAG Tap Controller State Diagram



Instruction Descriptions

GS82582DT21/39GE-675S/633S/550S

BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the sate of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.



JTAG TAP Instruction Set Summary

Instruction	Code	Description	Notes
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
GSI	011	GSI Private Instruction.	1
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI Private Instruction.	1
GSI	110	GSI Private Instruction.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

Notes:

1. Instruction codes expressed in binary, MSB on left, LSB on right.

2. Default instruction automatically loaded at power-up and in test-logic-reset state.

JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min	Мах	Units	Notes
Test Port Input Low Voltage	V _{ILJ}	-0.3	0.3 * V _{DD}	V	1
Test Port Input High Voltage	V _{IHJ}	0.7 * V _{DD}	V _{DD} +0.3	V	1
TMS, TCK and TDI Input Leakage Current	I _{INHJ}	-300	1	uA	2
TMS, TCK and TDI Input Leakage Current	I _{INLJ}	-1	100	uA	3
TDO Output Leakage Current	I _{OLJ}	-1	1	uA	4
Test Port Output High Voltage	V _{OHJ}	V _{DD} – 0.2	_	V	5, 6
Test Port Output Low Voltage	V _{OLJ}	—	0.2	V	5, 7
Test Port Output CMOS High	V _{OHJC}	V _{DD} – 0.1		V	5, 8
Test Port Output CMOS Low	V _{OLJC}		0.1	V	5, 9

Notes:

1. Input Under/overshoot voltage must be -1 V < Vi < V_{DDn} +1 V not to exceed 2.9 V maximum, with a pulse width not to exceed 20% tTCK.

2. $V_{ILJ} \le V_{IN} \le V_{DDn}$

3. 0 V
$$\leq$$
 V_{IN} \leq V_{ILJr}

- 4. Output Disable, $V_{OUT} = 0$ to V_{DDn}
- 5. The TDO output driver is served by the V_{DD} supply.
- 6. $I_{OHJ} = -2 \text{ mA}$
- 7. I_{OLJ} = + 2 mA
- 8. $I_{OHJC} = -100 \text{ uA}$
- 9. $I_{OLJC} = +100 \text{ uA}$



JTAG Port AC Test Conditions


Parameter	Conditions
Input high level	V _{DD} – 0.2 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	V _{DD} /2
Output reference level	V _{DD} /2

JTAG Port AC Test Load TDO 50Ω 30pF $V_{DD}/2$ * Distributed Test Jig Capacitance

Notes:

1.

Include scope and jig capacitance. Test conditions as shown unless otherwise noted. 2.




JTAG Port Timing Diagram

JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min	Мах	Units
TCK Cycle Time	tTKC	50	_	ns
TCK Low to TDO Valid	tTKQ	_	20	ns
TCK High Pulse Width	tTKH	20	_	ns
TCK Low Pulse Width	tTKL	20	_	ns
TDI & TMS Set Up Time	tTS	10		ns
TDI & TMS Hold Time	tTH	10		ns



Package Dimensions—165-Bump FPBGA (Package E)





Ordering Information GSI SigmaQuad-II+ SRAM

Org	Part Number ¹	Туре	Package	Speed (MHz)	T _J ²
16M x 18	GS82582DT21GE-675S	SigmaQuad-II+ SRAM	RoHS-compliant 165-bump BGA	675	С
16M x 18	GS82582DT21GE-633S	SigmaQuad-II+ SRAM	RoHS-compliant 165-bump BGA	633	С
16M x 18	GS82582DT21GE-550S	SigmaQuad-II+ SRAM	RoHS-compliant 165-bump BGA	550	С
16M x 18	GS82582DT21GE-675IS	SigmaQuad-II+ SRAM	RoHS-compliant 165-bump BGA	675	I
16M x 18	GS82582DT21GE-633IS	SigmaQuad-II+ SRAM	RoHS-compliant 165-bump BGA	633	I
16M x 18	GS82582DT21GE-550IS	SigmaQuad-II+ SRAM	RoHS-compliant 165-bump BGA	550	I
8M x 36	GS82582DT39GE-675S	SigmaQuad-II+ SRAM	RoHS-compliant 165-bump BGA	675	С
8M x 36	GS82582DT39GE-633S	SigmaQuad-II+ SRAM	RoHS-compliant 165-bump BGA	633	С
8M x 36	GS82582DT39GE-550S	SigmaQuad-II+ SRAM	RoHS-compliant 165-bump BGA	550	С
8M x 36	GS82582DT39GE-675IS	SigmaQuad-II+ SRAM	RoHS-compliant 165-bump BGA	675	I
8M x 36	GS82582DT39GE-633IS	SigmaQuad-II+ SRAM	RoHS-compliant 165-bump BGA	633	I
8M x 36	GS82582DT39GE-550IS	SigmaQuad-II+ SRAM	RoHS-compliant 165-bump BGA	550	I

Notes:

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS82582DT39GE-675ST.

2. C = Commercial Temperature Range. I = Industrial Temperature Range.



SigmaQuad-II+ SRAM Revision History

File Name	Format/Content	Description of changes
82582DT2139_r1	—	Creation of datasheet
82582DT2139_r1_01	Content	Removed Preliminary banner Added Op Current CZ data