

165-Bump BGA Commercial Temp Industrial Temp

# 72Mb SigmaDDR-II™ Burst of 4 SRAM

250 MHz-167 MHz 1.8 V V<sub>DD</sub> 1.8 V and 1.5 V I/O

#### **Features**

- Simultaneous Read and Write SigmaDDR-II<sup>TM</sup> Interface
- Common I/O bus
- JEDEC-standard pinout and package
- Double Data Rate interface
- Byte Write (x36 and x18) and Nybble Write (x8) function
- Burst of 4 Read and Write
- 1.8 V + 100/-100 mV core power supply
- 1.5 V or 1.8 V HSTL Interface
- Pipelined read operation with self-timed Late Write
- Fully coherent read and write pipelines
- ZQ pin for programmable output drive strength
- IEEE 1149.1 JTAG-compliant Boundary Scan
- Pin-compatible with present 9Mb, 18Mb, 36Mb and 144Mb devices
- 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
- RoHS-compliant 165-bump BGA package available

### SigmaDDR-II™ Family Overview

The GS8662R08/09/18/36E are built in compliance with the SigmaDDR-II SRAM pinout standard for Common I/O synchronous SRAMs. They are 75,497,472-bit (72Mb) SRAMs. The GS8662R08/09/18/36E SigmaDDR-II SRAM are just one element in a family of low power, low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.

### **Clocking and Addressing Schemes**

The GS8662R08/09/18/36E SigmaDDR-II SPAMs are synchronous devices. They employ two interregister clock inputs, K and  $\overline{K}$ . K and  $\overline{K}$  are independent ingle-ended clock

inputs, not differential inputs to a single differential clock input buffer. The device also allows the user to manipulate the output register clock inputs quasicate pendently with the C and C clock inputs. C and  $\overline{C}$  are also dependent single-ended clock inputs, not differential inputs. If the C clocks are tied high, the K clocks are route internally to fire the output registers instead.

Each internal read and write operation in a SigmaDDR-II B4 RAM is four times order than the device I/O bus. An input data bus de-multiplexer is used to accumulate incoming data before it is simple meously written to the memory array. An output data multiplexer is used to capture the data produced from a single memory array read and then route it to the appropriate output drivers as needed.

When a new address is loaded into a x18 or x36 version of the part A0 and A1 are used to initialize the pointers that control the Jata multiplexer / de-multiplexer so the RAM can perform critical word first" operations. From an external address point of view, regardless of the starting point, the data transfers always follow the same linear sequence {00, 01, 10, 11} or {01, 10, 11, 00} or {10, 11, 00, 01} or {11, 00, 01, 10} (where the digits shown represent A1, A0).

Unlike the x18 and x36 versions, the input and output data multiplexers of the x8 and x9 versions are not preset by address inputs and therefore do not allow "critical word first" operations. The address fields of the x8 and x9 SigmaDDR-II B4 RAMs are two address pins less than the advertised index depth (e.g., the 8M x 8 has a 2M addressable index, and A0 and A1 are not accessible address pins).

## **Parameter Synopsis**

	-250	-200	-167
tKHKH	4.0 ns	5.0 ns	6.0 ns
tKHQV	0.45 ns	0.45 ns	0.5 ns



### 2M x 36 SigmaDDR-II SRAM—Top View

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	MCL/SA (144Mb)	SA	R/W	BW2	K	BW1	LD	SA	SA	CQ
В	NC	DQ27	DQ18	SA	BW3	K	BW0	SA	N	NC	DQ8
С	NC	NC	DQ28	V <sub>SS</sub>	SA	SA0	SA1	V <sub>SS</sub>	ONC	DQ17	DQ7
D	NC	DQ29	DQ19	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>S</sub>	NC	NC	DQ16
Ε	NC	NC	DQ20	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	DDG	NC	DQ15	DQ6
F	NC	DQ30	DQ21	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	DQ5
G	NC	DQ31	DQ22	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	W.	$V_{DDQ}$	NC	NC	DQ14
Н	Doff	$V_{REF}$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	$V_{REF}$	ZQ
J	NC	NC	DQ32	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	DQ13	DQ4
K	NC	NC	DQ23	$V_{DDQ}$	$V_{DD}$	, S	$V_{DD}$	$V_{DDQ}$	NC	DQ12	DQ3
L	NC	DQ33	DQ24	$V_{DDQ}$	V <sub>S</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{DDQ}$	NC	NC	DQ2
М	NC	NC	DQ34	$V_{SS}$	Van de la constant de	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	DQ11	DQ1
N	NC	DQ35	DQ25	V <sub>SS</sub>	SA	SA	SA	$V_{SS}$	NC	NC	DQ10
Р	NC	NC	DQ26	SAO	SA	С	SA	SA	NC	DQ9	DQ0
R	TDO	TCK	SA	SA	SA	c	SA	SA	SA	TMS	TDI

x 15 Bump BGA—13 x 15 mm<sup>2</sup> Body—1 mm Bump Pitch

#### Notos:

1. BW0 controls writes to DQ0:DQ8; BW1 controls writes to DQ9:DQ17; BW2 controls writes to DQ18:DQ26; BW3 controls writes to DQ27:DQ35.

2. MCL = Must Connect Low

Rev: 1.10 8/2012 2/34 © 2005, GSI Technology



### 4M x 18 SigmaDDR-II SRAM—Top View

	1	2	3	4	5	6	7	8	9	10	11
Α	CO	SA	SA	R/W	BW1	K	NC	LD	SA	SA	CO
В	NC	DQ9	NC	SA	NC	К	BW0	SA	NC	NC	DQ8
С	NC	NC	NC	$V_{SS}$	SA	SA0	SA1	V <sub>SS</sub>	NC	DQ7	NC
D	NC	NC	DQ10	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
E	NC	NC	DQ11	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	<b>V</b> DO	NC	NC	DQ6
F	NC	DQ12	NC	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	V <sub>DD</sub>		NC	NC	DQ5
G	NC	NC	DQ13	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V	$V_{DDQ}$	NC	NC	NC
Н	Doff	V <sub>REF</sub>	V <sub>DDQ</sub>	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	₩ <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	$V_{REF}$	ZQ
J	NC	NC	NC	V <sub>DDQ</sub>	$V_{DD}$	V <sub>SS</sub> /	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ4	NC
K	NC	NC	DQ14	$V_{DDQ}$	$V_{DD}$	250	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	DQ3
L	NC	DQ15	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ2
M	NC	NC	NC	V <sub>SS</sub>	V <sub>3</sub> 3	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	DQ1	NC
N	NC	NC	DQ16	V <sub>SS</sub> 🧸	SA	SA	SA	V <sub>SS</sub>	NC	NC	NC
Р	NC	NC	DQ17	SAO	SA	С	SA	SA	NC	NC	DQ0
R	TDO	TCK	SA	SA C	SA	C	SA	SA	SA	TMS	TDI

15 Bump BGA—13 x 15 mm<sup>2</sup> Body—1 mm Bump Pitch

BW0 controls writes to DQ0:DQ8; controls writes to DQ9:DQ17.

MCL = Must Connect Low



### 8M x 9 SigmaDDR-II SRAM—Top View

	1	2	3	4	5	6	7	8	9	10	11
Α	CO	SA	SA	R/W	NC	K	NC	LD	SA	SA	CQ
В	NC	NC	NC	SA	NC	К	BW	SA	NC	NC	DQ4
С	NC	NC	NC	V <sub>SS</sub>	SA	NC	SA	V <sub>SS</sub>	NC	NC	NC
D	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
Ε	NC	NC	DQ5	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	λροσ	NC	NC	DQ3
F	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>DD</sub>		NC	NC	NC
G	NC	NC	DQ6	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V	V <sub>DDQ</sub>	NC	NC	NC
Н	Doff	$V_{REF}$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	₹ <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	$V_{REF}$	ZQ
J	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub> /	V <sub>DD</sub>	$V_{DDQ}$	NC	DQ2	NC
K	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	35	V <sub>DD</sub>	$V_{DDQ}$	NC	NC	NC
L	NC	DQ7	NC	$V_{DDQ}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{DDQ}$	NC	NC	DQ1
М	NC	NC	NC	V <sub>SS</sub>	V	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
N	NC	NC	NC	V <sub>SS</sub>	SA	SA	SA	V <sub>SS</sub>	NC	NC	NC
Р	NC	NC	DQ8	SÃO	SA	С	SA	SA	NC	NC	DQ0
R	TDO	TCK	SA	ČSA	SA	C	SA	SA	SA	TMS	TDI

15 Bump BGA—13 x 15 mm<sup>2</sup> Body—1 mm Bump Pitch

#### Notes:

Unlike the x36 and x18 versions of the device, the x8 and x9 versions do not give the user access to A0and A1. SA0 and SA1 are set to 0 at the beginning of each access

MCL = Must Connect Low

Rev: 1.10 8/2012 4/34 © 2005, GSI Technology



8M x 8	SigmaDDR-II	SRAM-	-Top	View
--------	-------------	-------	------	------

	1	2	3	4	5	6	7	8	9	10	11
Α	CO	SA	SA	R/W	NW1	K	NC	LD	SA	SA	CO
В	NC	NC	NC	SA	NC	К	NW0	SA	NC	NC	DQ3
С	NC	NC	NC	$V_{SS}$	SA	NC	SA	V <sub>SS</sub>	NC	NC	NC
D	NC	NC	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	NC	NC	NC
E	NC	NC	DQ4	$V_{DDQ}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	<b>7</b> 500	NC	NC	DQ2
F	NC	NC	NC	V <sub>DDQ</sub>	$V_{DD}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
G	NC	NC	DQ5	$V_{\mathrm{DDQ}}$	$V_{DD}$	V <sub>SS</sub>	V <sub>Q</sub>	V <sub>DDQ</sub>	NC	NC	NC
Н	Doff	V <sub>REF</sub>	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	N <sub>DD</sub>	V <sub>DDQ</sub>	$V_{DDQ}$	$V_{REF}$	ZQ
J	NC	NC	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	V <sub>SS</sub> /	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ1	NC
K	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	250	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
L	NC	DQ6	NC	$V_{\mathrm{DDQ}}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ0
M	NC	NC	NC	V <sub>SS</sub>	V <sub>3</sub> 3	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	NC	NC	NC
N	NC	NC	NC	V <sub>SS</sub> 🧸	SA	SA	SA	V <sub>SS</sub>	NC	NC	NC
Р	NC	NC	DQ7	SAO	SA	С	SA	SA	NC	NC	NC
R	TDO	TCK	SA	SA C	SA	C	SA	SA	SA	TMS	TDI

15 Bump BGA—13 x 15 mm<sup>2</sup> Body—1 mm Bump Pitch

#### Notes:

- Unlike the x36 and x18 versions of the device, the x8 and x9 versions do not give the user access to A0and A1. SA0 and SA1 are set to 0 at the beginning of each access. at the beginning of each access

  NW0 controls writes to DQ0:DC3, NW1 controls writes to DQ4:DQ7

  MCL = Must Connect Low



### **Pin Description Table**

Symbol	Description	Туре	Comments
SA	Synchronous Address Inputs	Input	_
NC	No Connect	_	<u> </u>
R/W	Synchronous Read/Write	Input	<u> </u>
BW0-BW3	Synchronous Byte Writes	Input	Active Low x18/x36 only
NW0-NW1	Nybble Write Control Pin	Input	Active Low x8 only
LD	Synchronous Load Pin	Input	Active Low
K	Input Clock	Input	Active High
K	Input Clock	Input	Active Low
С	Output Clock	Input	Active High
C	Output Clock	Input	Active Low
TMS	Test Mode Select	Input	_
TDI	Test Data Input	Input	_
TCK	Test Clock Input	Input	_
TDO	Test Data Output	Output	_
V <sub>REF</sub>	HSTL Input Reference Voltage	Input	_
ZQ	Output Impedance Matching Ipp	Input	_
MCL	Must Connect Low	_	_
DQ	Data I/O	Input/Output	Three State
Doff	Disable DLL when low	Input	Active Low
CQ	Output Echa Clock	Output	_
CQ	Output Tono Clock	Output	
V <sub>DD</sub>	Proor Supply	Supply	1.8 V Nominal
$V_{\mathrm{DDQ}}$	Isolates Output Buffer Supply	Supply	1.5 V Nominal
V <sub>SS</sub>	wer Supply: Ground	Supply	_

- NC = Not Connected to die or anywether pin
   C, C, K, or K cannot be set to Val. voltage.



#### **Background**

Common I/O SRAMs, from a system architecture point of view, are attractive in read dominated or block transfer applications. Therefore, the SigmaDDR-II SRAM interface and truth table are optimized for burst reads and writes. Common I/O SRAMs are unpopular in applications where alternating reads and writes are needed because bus turnaround delays can cut high speed Common I/O SRAM data bandwidth in half.

### **Burst Operations**

Read and write operations are "burst" operations. In every case where a read or write command is accepted by the SRAM, it will respond by issuing or accepting four beats of data, executing a data transfer on subsequent rising edges of K and  $\overline{K}$ , as illustrated in the timing diagrams. This means that it is possible to load new addresses every other K clock edge. Addresses can be loaded less often, if intervening deselect cycles are inserted.

### **Deselect Cycles**

Chip Deselect commands are pipelined to the same degree as read commands. This means that if a deselect command is applied to the SRAM on the next cycle after a read command captured by the SRAM, the device will complete the four beat read data transfer and then execute the deselect command, returning the output drivers to high-Z. A high on the LD# pin prevents the RAM from loading read or write command inputs and puts the RAM into deselect mode as coon as it completes all outstanding burst transfer operations.

### SigmaCIO DDR-II B4 SRAM Read Cycles

The status of the Address,  $\overline{LD}$  and  $R/\overline{W}$  pins are evaluated on the rising edge of K. Because the device executes a four beat burst transfer in response to a read command, if the previous command captured was a read or write command, the Address,  $\overline{LD}$  and  $R/\overline{W}$  pins are ignored. If the previous command captured was a deselect, the control pin status is checked. The SRAM executes pipelined reads. The read command is clocked into the SRAM by a rising edge of K. After the next rising edge of K, the SRAM produces data out in response to the next rising edge of  $\overline{C}$  (or the next rising edge of  $\overline{C}$  are tied high). The second beat of data is transferred on the next rising edge of  $\overline{C}$ , then on the next rising edge of  $\overline{C}$  and finally on the next rising edge of  $\overline{C}$ , for a total of four transfers per address load.

### SigmaCIO DDR-II B4 SRAM Write Cycles

The status of the Address,  $\overline{LD}$  and  $R/\overline{W}$  pins are evaluated on the rising edge of K. Because the device executes a four beat burst transfer in response to a write command, if the previous command captured was a read or write command, the Address,  $\overline{LD}$  and  $R/\overline{W}$  pins are ignored at the next rising edge of K. If the previous command captured was a deselect, the control pin status is checked. The SRAM executes "late write" dast transfers. Data in is due at the device inputs on the rising edge of K following the rising edge of K clock used to clock in the varie command and the write address. To complete the remaining three beats of the burst of four write transfer the SRAM captures that in on the next rising edge of  $\overline{K}$ , the following rising edge of K and finally on the next rising edge of  $\overline{K}$ , for a total of four transfers per address load.



### **Special Functions**

#### Byte Write and Nybble Write Control

Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with a particular byte (e.g.,  $\overline{BW0}$  controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low during the data in sample times in a write sequence.

Each write enable command and write address loaded into the RAM provides the base address for a treat data transfer. The x18 version of the RAM, for example, may write 72 bits in association with each address loaded. Any 90st byte may be masked in any write sequence.

Nybble Write (4-bit) write control is implemented on the 8-bit-wide version of the device. Figure x8 version of the device, "Nybble Write Enable" and "NBx" may be substituted in all the discussion above.

### Example x18 RAM Write Sequence using Byte Write Enables

Data In Sample Time	BW0	BW1	D0-D8	D9-D17
Beat 1	0	1	Data le	Don't Care
Beat 2	1	0	Do (t ) are	Data In
Beat 3	0	0	bata In	Data In
Beat 4	1	0	Don't Care	Data In

### **Resulting Write Operation**

Byte 1 D0-D8	Byte 2 D9–D17	Byte 1 D0-D8	Byte 17	Byte 1 D0-D8	Byte 2 D9-D17	Byte 1 D0–D8	Byte 2 D9-D17
Written	Unchanged	Unchanged	Written	Written	Written	Unchanged	Written
Beat 1		Ве	at O	Be	at 3	Bea	at 4


#### **Output Register Control**

SigmaDDR-II SRAMs offer two mechanisms for controlling the output data registers. Typically, control is handled by the Output Register Clock inputs, C and  $\overline{C}$ . The Output Register Clock inputs can be used to make small phase adjustments in the firing of the output registers by allowing the user to telay driving data out as much as a few nanoseconds beyond the next rising edges of the K and  $\overline{K}$  clocks. If the C and  $\overline{C}$  clock inputs isare tied high, the RAM reverts to K and  $\overline{K}$  control of the outputs, allowing the RAM to function as a conventional pipeline read SRAM.

Rev: 1.10 8/2012 8/34 © 2005, GSI Technology



## **Example Four Bank Depth Expansion Schematic**



Rev: 1.10 8/2012 9/34 © 2005, GSI Technology



#### **FLXDrive-II Output Driver Impedance Control**

HSTL I/O SigmaQuad-II SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to Vss via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be 5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is between  $175\Omega$  and  $350\Omega$ . Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts in supply voltage and temperature. The SRAM's output impedance circuitry compensates for drifts in supply voltage and temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is implemented with discrete binary weighted impedance steps.

### Common I/O SigmaCIO DDR-II B4 SRAM Truth Table

K <sub>n</sub>	LD	R/W		DQ					
\\n\	LD	K/VV	A + 0	A + 1	A + 2	A + 3	Operation		
1	1	Х	Hi-Z	Hi-Z		Hi-Z	Deselect		
1	0	0	D@K <sub>n+1</sub>	D@K <sub>n+1</sub>	B@K <sub>n+2</sub>	D@K <sub>n+2</sub>	Write		
<b>↑</b>	0	1	Q@K <sub>n+1</sub> or C <sub>n+1</sub>	Q@K <sub>n+2</sub> or C <sub>n+2</sub>	Q@K <sub>n+2</sub> or C <sub>n+2</sub>	Q@K <sub>n+3</sub> or C <sub>n+3</sub>	Read		

#### Note:

Q is controlled by K clocks if C clocks are not used.

Rev: 1.10 8/2012 10/34 © 2005, GSI Technology



### **B4 Byte Write Clock Truth Table**

BW	BW	BW	BW	Current Operation	D	D	D	D
κ ↑ (t <sub>n+1</sub> )	<b>K</b> ↑ (t <sub>n+1½</sub> )	κ ↑ (t <sub>n+2</sub> )	<del>K</del> ↑ (t <sub>n+2½</sub> )	K ↑ (t <sub>n</sub> )	K ↑ (t <sub>n+1</sub> )	<del>K</del> ↑ (t <sub>n+1½</sub> )	K ↑ (t <sub>n+2</sub> )	<del>K</del> ↑ (t <sub>n+2½</sub> )
Т	Т	Т	T	Write Dx stored if BWn = 0 in all four data transfers	D0	O SO	D3	D4
Т	F	F	F	Write Dx stored if BWn = 0 in 1st data transfer only	D0	Х	Х	Х
F	Т	F	F	$\frac{\text{Write}}{\text{Dx stored if }\overline{\text{BWn}}} = 0 \text{ in 2nd data transfer only}$	084	D1	Х	Х
F	F	Т	F	Write Dx stored if BWn = 0 in 3rd data transfer only	Х	Х	D2	Χ
F	F	F	Т	Write Dx stored if BWn = 0 in 4th data transfer only	Х	X	Х	D3
F	F	F	F	Write Abort No Dx stored in any of the four data transfers	Х	Х	Х	Х

#### Notes:

 "1" = input "high"; "0" = input "low"; "X" = input "don't care"; "T" = input "don't "true"; "F" = input "false".

Rev: 1.10 8/2012 11/34 © 2005, GSI Technology



## x36 Byte Write Enable (BWn) Truth Table

_			1				
BW0	BW1	BW2	BW3	D0-D8	D9-D17	D18-D26	D27-D35
1	1	1	1	Don't Care	Don't Care	Don't Care	Don't Care
0	1	1	1	Data In	Don't Care	Dorn Care	Don't Care
1	0	1	1	Don't Care	Data In	tən't Care	Don't Care
0	0	1	1	Data In	Data In	obn't Care	Don't Care
1	1	0	1	Don't Care	Don't Care	Data In	Don't Care
0	1	0	1	Data In	Don't Care	Data In	Don't Care
1	0	0	1	Don't Care	Data In	Data In	Don't Care
0	0	0	1	Data In	Data In	Data In	Don't Care
1	1	1	0	Don't Care	Don't Care	Don't Care	Data In
0	1	1	0	Data In	Don't Care	Don't Care	Data In
1	0	1	0	Don't Care	ata In	Don't Care	Data In
0	0	1	0	Data In	Øata In	Don't Care	Data In
1	1	0	0	Don't Care	Don't Care	Data In	Data In
0	1	0	0	Data In	Don't Care	Data In	Data In
1	0	0	0	Don't Care	Data In	Data In	Data In
0	0	0	0	Data In	Data In	Data In	Data In

# x18 Byte Write Enable (BWn) Truth Table \$

BW0	BW1	D0-D8	D9-D17
1	1	Don't Care	Don't Care
0	1	Data In	Don't Care
1	0	Don't Care	Data In
0	0	Data In	Data In

# x8 Nybble Write Enable (NWn) Truth Table

NW0	NW1	D0-D3	D4-D7
1	1	Don't Care	Don't Care
0	1	Data In	Don't Care
1	0	Don't Care	Data In
0	0	Data In	Data In

<sup>\*</sup>Assuming stable conditions, the RAM can achieve optimum impedance within 1024 cycles.



### **Absolute Maximum Ratings**

(All voltages reference to  $V_{SS}$ )

Symbol	Description	Value	Unit
$V_{DD}$	Voltage on V <sub>DD</sub> Pins	-0.5 to 2.9	V
V <sub>DDQ</sub>	Voltage in V <sub>DDQ</sub> Pins	–0.5 to V <sub>DD</sub>	V
$V_{REF}$	Voltage in V <sub>REF</sub> Pins	-0.5 to V <sub>DDQ</sub>	V
V <sub>I/O</sub>	Voltage on I/O Pins	$-0.5$ to V <sub>DDQ</sub> +0.5 (≤ 2.9 $\forall$ max.)	V
$V_{IN}$	Voltage on Other Input Pins	-0.5 to V <sub>DDQ</sub> +0.5 (≤ 3,9 V max.)	V
I <sub>IN</sub>	Input Current on Any Pin	+/~100	mA dc
I <sub>OUT</sub>	Output Current on Any I/O Pin	100	mA dc
TJ	Maximum Junction Temperature	125	°C
T <sub>STG</sub>	Storage Temperature	-55 to 125	oC.

#### Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component.

### **Recommended Operating Conditions**

### **Power Supplies**

		ī	ı		ı
Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	NE	1.7	1.8	1.9	V
I/O Supply Voltage	ApDO	1.4	_	1.9	V
Reference Voltage	V <sub>REF</sub>	0.68	_	0.95	V

#### Note:

The power supplies need to be powered up simultationally or in the following sequence:  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{REF}$ , followed by signal inputs. The power down sequence must be the reverse.  $V_{DDQ}$  must not exceed  $V_{DD}$ . For more information, read **AN1021 SigmaQuad** and **SigmaDDR Power-Up**.

### **Operating Temperature**

Parameter <b>P</b>	Symbol	Min.	Тур.	Max.	Unit
Ambient Temperatura (Commercial Range (Assons)	T <sub>A</sub>	0	25	70	°C
Ambient Termenature (Industrial Rarge Versions)	T <sub>A</sub>	-40	25	85	°C



#### Thermal Impedance

Package	Test PCB Substrate	θ JA (C°/W) Airflow = 0 m/s	θ JA (C°/W) Airflow = 1 m/s	θ JA (C°/W) Airflow = 2 m/s	θ JB (C°/W)	θ JC (C°/W)
165 BGA	4-layer	16.3	13.4	12.4		1.5

#### Notes:

- 1. Thermal Impedance data is based on a number of of samples from mulitple lots and should be viewed as pical number.
- 2. Please refer to JEDEC standard JESD51-6.
- 3. The characteristics of the test fixture PCB influence reported thermal characteristics of the device. Re advised that a good thermal path to the PCB can result in cooling or heating of the RAM depending on PCB temperature.

### HSTL I/O DC Input Characteristics

Parameter	Symbol	Min		Max	Units	Notes
DC Input Logic High	V <sub>IH</sub> (dc)	V <sub>REF</sub> + 0.10	7	$V_{DDQ} + 0.3 V$	V	1
DC Input Logic Low	V <sub>IL</sub> (dc)	-0.3 V		V <sub>REF</sub> – 0.10	V	1

#### Notes:

- 1. Compatible with both 1.8 V and 1.5 V I/O drivers.
- 2. These are DC test criteria. DC design criteria is V<sub>REF</sub> ± 50 mV. The AC V<sub>IV</sub>/V<sub>IL</sub> levels are defined separately for measuring timing parameters.
- 3.  $V_{IL}$  (Min) DC = -0.3 V,  $V_{IL}$  (Min) AC = -1.5 V (pulse width  $\leq$  3 ns).
- 4.  $V_{IH}$  (Max) DC =  $V_{DDQ}$  + 0.3 V,  $V_{IH}$  (Max) AC =  $V_{DDQ}$  + 0.85 V (pulse width  $\leq$  3 ns).

### **HSTL I/O AC Input Characteristics**

Parameter	mbol	Min	Max	Units	Notes
AC Input Logic High	V <sub>IH</sub> (ac)	V <sub>REF</sub> + 0.20	_	V	2,3
AC Input Logic Low	V <sub>IL</sub> (ac)	_	V <sub>REF</sub> – 0.20	V	2,3
V <sub>REF</sub> Peak-to-Peak AC Voltage	V <sub>REF</sub> (ac)	_	5% V <sub>REF</sub> (DC)	V	1


#### Notes:

- The peak-to-peak AC component superior osed on V<sub>REF</sub> may not exceed 5% of the DC component of V<sub>REF</sub>.
- 2. To guarantee AC characteristics, V<sub>IH</sub> Trise, and Tfall of inputs and clocks must be within 10% of each other.
- 3. For devices supplied with HSTL I/Coput buffers. Compatible with both 1.8 V and 1.5 V I/O drivers.


Rev: 1.10 8/2012 14/34 © 2005, GSI Technology



### **Undershoot Measurement and Timing**



### **Overshoot Measurement and Timing**



### Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 3.3 \text{ V})$ 

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V	4	5	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> = 50	6	7	pF
Clock Capacitance	C <sub>CLK</sub>	<b>&gt;</b>	5	6	pF

#### Note:


This parameter is sample tested.

### **AC Test Conditions**

Parameter	Conditions
Input high level	$V_{\mathrm{DDQ}}$
Input low level	0 V
Max. input slew rate	2 V/ns
Input reference level	V <sub>DDQ</sub> /2
Output reference leve	V <sub>DDQ</sub> /2

#### Note:

Test conditions as specified with output loading as shown unless otherwise noted.



$$RQ = 250~\Omega~(HSTL~I/O)$$
 
$$V_{REF} = 0.75~V$$



### Input and Output Leakage Characteristics

Parameter	Symbol	Test Conditions	Min.	Max
Input Leakage Current (except mode pins)	I <sub>IL</sub>	V <sub>IN</sub> = 0 to V <sub>DD</sub>	-2 uA	2 uA
Doff	I <sub>INDOFF</sub>	$V_{DD} \ge V_{IN} \ge V_{IL}$ $0 \ V \le V_{IN} \le V_{IL}$	- 00 uA 2 uA	2 uA 2 uA
Output Leakage Current	I <sub>OL</sub>	Output Disable, V <sub>OUT</sub> = 0 to V <sub>DDQ</sub>	−2 uA	2 uA

# Programmable Impedance HSTL Output Driver DC Electrical Characteristics

Parameter	Symbol	Mio	Max.	Units	Notes
Output High Voltage	V <sub>OH1</sub>	V <sub>DDQ</sub> /2	V <sub>DDQ</sub>	V	1, 3
Output Low Voltage	V <sub>OL1</sub>	Vss	V <sub>DDQ</sub> /2	V	2, 3
Output High Voltage	V <sub>OH2</sub>	V <sub>DDQ</sub> – 0.2	V <sub>DDQ</sub>	V	4, 5
Output Low Voltage	V <sub>Q</sub> / <sub>2</sub>	Vss	0.2	V	4, 6

#### Notes:

- 1.  $I_{OH} = (V_{DDQ}/2) / (RQ/5) + /-15\% @ V_{OH} = V_{DDQ}/2 \text{ (for: } 175\Omega \le RC 350\Omega)$
- 2.  $I_{OL} = (V_{DDQ}/2) / (RQ/5) + /-15\% @ V_{OL} = V_{DDQ}/2$  (for:  $175\Omega \le 350\Omega$ ).
- 3. Parameter tested with RQ =  $250\Omega$  and  $V_{DDO} = 1.5 \text{ V}$  or 1.8  $V_{CDO} = 1.5 \text{ V}$
- 4.  $0\Omega \le RQ \le \infty \Omega$
- 5.  $I_{OH} = -1.0 \text{ mA}$
- 6.  $I_{OL} = 1.0 \text{ mA}$

-at Recognizer ded for



### **Operating Currents**

			-2	250	-2	00	-1	67	
Parameter	Symbol	Test Conditions	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to	0 to 70°C	–40 to 85°C	Notes
Operating Current (x36): DDR	I <sub>DD</sub>	V <sub>DD</sub> = Max, I <sub>OUT</sub> = 0 mA Cycle Time ≥ t <sub>KHKH</sub> Min	750 mA	775 mA	650 ma	675 mA	550 mA	575 mA	2, 3
Operating Current (x18): DDR	I <sub>DD</sub>	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA Cycle Time $\geq$ t <sub>KHKH</sub> Min	700 mA	725 mA	S00 mA	625 mA	525 mA	550 mA	2, 3
Operating Current (x9): DDR	I <sub>DD</sub>	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA Cycle Time $\geq$ t <sub>KHKH</sub> Min	700 mA	725 n <sub>b</sub> X	575 mA	600 mA	525 mA	550 mA	2, 3
Operating Current (x8): DDR	I <sub>DD</sub>	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA Cycle Time $\geq$ t <sub>KHKH</sub> Min	700 mA	725 mA	575 mA	600 mA	525 mA	550 mA	2, 3
Standby Current (NOP): DDR	I <sub>SB1</sub>	Device deselected, $I^{OUT} = 0 \text{ mA}, f = \text{Max},$ All Inputs $\leq 0.2 \text{ V or } \geq \text{V}_{DD} - 0.2 \text{ V}$	270 mA	280 mA	255 mA	265 mA	245 mA	255 mA	2, 4

#### Notes:

Minimum cycle, I<sub>OUT</sub> = 0 mA
Operating current is calculated with 50% read cycles and 50% write cycles.
Standby Current is only after all pending read and write burst operations are committed.



### **AC Electrical Characteristics**

Doromotor	Complete	-2!	50	-20	0	-16	57	Lluito	es
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Clock	T	1	1	•	1			1	
K, $\overline{\underline{K}}$ Clock Cycle Time C, C Clock Cycle Time	t <sub>KHKH</sub> t <sub>CHCH</sub>	4.0	8.4	5.0	8.4	6.0	8.4	ns	
tTKC Variable	t <sub>KCVar</sub>	_	0.2	_	0.2	-	0.2	ns	6
$K$ , $\overline{\underline{K}}$ Clock High Pulse Width C, $\overline{C}$ Clock High Pulse Width	t <sub>KHKL</sub> t <sub>CHCL</sub>	1.6	_	2.0	_	Do.	_	ns	
K, K Clock Low Pulse Width C, C Clock Low Pulse Width	t <sub>KLKH</sub> t <sub>CLCH</sub>	1.6	_	2.0	- 2	2.4	_	ns	
K to K High C to C High	t <sub>KHK</sub> H t <sub>CHC</sub> H	1.8	_	2.2		2.7	_	ns	
K to K High C to C High	t <sub>К</sub> нкн t <sub>С</sub> нсн	1.8	_	2.2	<b>V</b> _	2.7	_	ns	
K, K Clock High to C, C Clock High	t <sub>KHCH</sub>	0	1.8	0	2.3	0	2.8	ns	
DLL Lock Time	t <sub>KCLock</sub>	1024	_	1624	_	1024	_	cycle	6
K Static to DLL reset	t <sub>KCReset</sub>	30	_	30	_	30	_	ns	
Output Times		•			•			•	
K, $\overline{\underline{K}}$ Clock High to Data Output Valid C, C Clock High to Data Output Valid	t <sub>KHQV</sub> t <sub>CHQV</sub>	_	045	_	0.45	_	0.5	ns	4
$K$ , $\overline{\underline{K}}$ Clock High to Data Output Hold C, $\overline{C}$ Clock High to Data Output Hold	t <sub>KHQX</sub> t <sub>CHQX</sub>	-0.45	ر ا	-0.45	_	-0.5	_	ns	4
K, $\overline{\underline{K}}$ Clock High to Echo Clock Valid C, $\overline{C}$ Clock High to Echo Clock Valid	t <sub>кнса</sub> v t <sub>снса</sub> v	À	0.45	_	0.45	_	0.5	ns	
$K$ , $\overline{\underline{K}}$ Clock High to Echo Clock Hold C, $\overline{C}$ Clock High to Echo Clock Hold	t <sub>KHCQX</sub> , t <sub>CHCQX</sub>	-0.45	_	-0.45	_	-0.5	_	ns	
CQ, CQ High Output Valid	tcaнav	_	0.30	_	0.35	_	0.40	ns	8
CQ, CQ High Output Hold	t <sub>co.</sub> ox	-0.30	_	-0.35	_	-0.40	_	ns	8
CQ Phase Distortion	tс <del>ги∑а</del> н •ынсан	1.55	_	1.95	_	2.45	-	ns	
K Clock High to Data Output High-Z C Clock High to Data Output High-Z	t <sub>KHQZ</sub>	_	0.45	_	0.45	_	0.5	ns	4
K Clock High to Data Output Low-Z C Clock High to Data Output Low-Z	tкнаz tсноz tкнах1 tснох1	-0.45	_	-0.45	_	-0.5	_	ns	4
Setup Times									
Address Input Setup Time	t <sub>AVKH</sub>	0.5	_	0.6	_	0.7	_	ns	1
Control Input Setup Time (R/W, 10)	t <sub>IVKH</sub>	0.5	_	0.6	_	0.7	_	ns	2
Control Input Setup Time (BWX, WX)	t <sub>IVKH</sub>	0.35	_	0.4	_	0.5	_	ns	3
Data Input Setup Time	t <sub>DVKH</sub>	0.35	_	0.4	_	0.5	_	ns	



### AC Electrical Characteristics (Continued)


Dovometer	Cumbal	-250		-20	0	-16	57	Unite	es
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Hold Times									
Address Input Hold Time	t <sub>KHAX</sub>	0.5	_	0.6	_	0.7	_	ns	1
Control Input Hold Time (R/W, LD)	t <sub>KHIX</sub>	0.5	_	0.6	_	0.7	_	ns	2
Control Input Hold Time (BWX, NWX)	t <sub>IVKH</sub>	0.35	_	0.4	_	0.5	_	ns	3
Data Input Hold Time	t <sub>KHDX</sub>	0.35	_	0.4	_	.05	_	ns	

#### Notes:


- 1. All Address inputs must meet the specified setup and hold times for all latching clock edges.
- Control signals are R/W, LD
- 3. Control signals BW0, BW1, (NW0, NW1 for x8) and BW2, BW3 for x36.
- 4. If C,  $\overline{C}$  are tied high, K,  $\overline{K}$  become the references for C,  $\overline{C}$  timing parameters
- 5. To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN parameter that is worst case at totally different test conditions (0°C, 1.9 V) than tCHQZ, which is a MAX parameter worst case at 70°C, 1.7 V). It is not possible for two SRAMs on the same board to be at such different voltages and temperatures.
- 6. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 7. V<sub>DD</sub> slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once V<sub>D</sub> and input clock are stable.
- 8. Echo clock is very tightly controlled to data valid/data hold. By design, there is a ±0.1 ns variation from the clock to data. The datasheet parameters reflect tester guard bands and test setup variations.

Age of Recognition of the second of the seco





















### **JTAG Port Operation**

#### Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with  $V_{DD}$ . The JTAG output drivers are powered by  $V_{DD}$ .

#### Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and with remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either  $V_{DD}$  or  $V_{SS}$ . TDO should be left unconnected.

### **JTAG Pin Descriptions**

Pin	Pin Name	I/O	Description
TCK	Test Clock	In	Clocks all TAP events. All inputs are captured on the bing edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	In	The TMS input is sampled on the rising edge at TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	In	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state placed in the tap instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic an input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

#### Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

#### **JTAG Port Registers**

#### Overview

The various JTAG registers, referred to Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strated. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

#### Instruction Register

The Instruction Register had the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in test-Logic-Reset state.


#### **Bypass Register**

The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.



#### **Boundary Scan Register**

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift R state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.



#### Identification (ID) Register

The ID Register is a 32-bit register, that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCOE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Ship-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.



### **ID Register Contents**

									I	Not I	Used	i												ED	EC	hnd Ve	ndo					Presence Register
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	0	8	7	6	5	4	3	2	1	0
	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	3	0	1	1	0	1	1	0	0	1	1

### **Tap Controller Instruction Set**

#### Overview


There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliants. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitoral input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register's placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is noved to Update-IR state. The TAP instruction set for this device is listed in the following table.

Rev: 1.10 8/2012 26/34 © 2005, GSI Technology



#### JTAG Tap Controller State Diagram



#### Instruction Descriptions

#### **BYPASS**

When the BYPASS instruction is loaded in the instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved of the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default sole identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except apturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

#### **EXTEST**

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.



Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the sate of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCV in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

#### **IDCODE**

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset stap.

#### SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

#### RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

### **JTAG TAP Instruction Set Summary**

Instruction	Code	Description	Notes
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads the egister and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z except CQ.	1
RFU	011	not use this instruction; Reserved for Future Use. Replicate BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/PRELOAD	100	Capture ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	

#### Notes:

- 1. Instruction codes expressed in binary, MSB on left, LSB on right.
- 2. Default instruction automátically loaded at power-up and in test-logic-reset state.



### JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
Test Port Input Low Voltage	V <sub>ILJ</sub>	-0.3	0.3 * V <sub>DD</sub>	V	1
Test Port Input High Voltage	V <sub>IHJ</sub>	0.6 * V <sub>DD</sub>	V <sub>DD</sub> €0.3	V	1
TMS, TCK and TDI Input Leakage Current	I <sub>INHJ</sub>	-300		uA	2
TMS, TCK and TDI Input Leakage Current	I <sub>INLJ</sub>	-1	100	uA	3
TDO Output Leakage Current	I <sub>OLJ</sub>	-1	1	uA	4
Test Port Output High Voltage	V <sub>OHJ</sub>	V <sub>DD</sub> – 200 mV	_	V	5, 6
Test Port Output Low Voltage	V <sub>OLJ</sub>		0.4	V	5, 7
Test Port Output CMOS High	V <sub>OHJC</sub>	V <sub>Df</sub> 100 mV	_	V	5, 8
Test Port Output CMOS Low	V <sub>OLJC</sub>	- -	100 mV	V	5, 9

#### Notes:

1. Input Under/overshoot voltage must be  $-1 \text{ V} < \text{Vi} < \text{V}_{DDn} + 1 \text{ V}$  not to exceed maximum, with a pulse width not to exceed 20% tTKC.


- 2.  $V_{ILJ} \le V_{IN} \le V_{DDn}$
- 3.  $0 \text{ V} \leq V_{IN} \leq V_{ILJn}$
- 4. Output Disable,  $V_{OUT} = 0$  to  $V_{DDn}$
- 5. The TDO output driver is served by the V<sub>DD</sub> supply.
- 6.  $I_{OHJ} = -2 \text{ mA}$
- 7.  $I_{OLI} = +2 \text{ mA}$
- 8.  $I_{OHJC} = -100 \text{ uA}$
- 9.  $I_{OLJC} = +100 \text{ uA}$

#### **JTAG Port AC Test Conditions**

Parameter	conditions
Input high level	V <sub>DD</sub> – 0.2 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	V <sub>DD</sub> /2
Output reference levely	V <sub>DD</sub> /2

#### Notes:


- 1. Include scope artiging capacitance.
- Test conditions as shown unless otherwise noted.



\* Distributed Test Jig Capacitance








### **JTAG Port AC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	tTKC	50	_	ns
TCK Low to TDO Valid	tTKQ	_	20	200
TCK High Pulse Width	tTKH	20	_	ักร
TCK Low Pulse Width	tTKL	20	$\overline{\Delta}$	ns
TDI & TMS Set Up Time	tTS	10	6	ns
TDI & TMS Hold Time	tTH	10	<u> </u>	ns



### Package Dimensions—165-Bump FPBGA (Package E)





## Ordering Information—GSI SigmaDDR-II SRAM

Org	Part Number1	Туре	Package	Speed (MHz)	T <sub>A</sub> <sup>2</sup>
8M x 8	GS8662R08E-250	SigmaDDR-II B4 SRAM	165-bump BGA	250	С
8M x 8	GS8662R08E-200	SigmaDDR-II B4 SRAM	165-bump BGA	200	С
8M x 8	GS8662R08E-167	SigmaDDR-II B4 SRAM	165-bump B	167	С
8M x 8	GS8662R08E-250I	SigmaDDR-II B4 SRAM	165-bum BGA	250	I
8M x 8	GS8662R08E-200I	SigmaDDR-II B4 SRAM	165-trupp BGA	200	I
8M x 8	GS8662R08E-167I	SigmaDDR-II B4 SRAM	1/5 bump BGA	167	I
8M x 9	GS8662R09E-250	SigmaDDR-II B4 SRAM	55-bump BGA	250	С
8M x 9	GS8662R09E-200	SigmaDDR-II B4 SRAM	165-bump BGA	200	С
8M x 9	GS8662R09E-167	SigmaDDR-II B4 SRAM	165-bump BGA 165-bump BGA	167	С
8M x 9	GS8662R09E-250I	SigmaDDR-II B4 SRAM	165-bump BGA	250	I
8M x 9	GS8662R09E-200I	SigmaDDR-II B4 SRAM	165-bump BGA	200	Ī
8M x 9	GS8662R09E-167I	SigmaDDR-II B4 SRAM	165-bump BGA	167	- 1
4M x 18	GS8662R18E-250	SigmaDDR-II B4 SRAM	165-bump BGA	250	С
4M x 18	GS8662R18E-200	SigmaDDR-II B4 SR	165-bump BGA	200	С
4M x 18	GS8662R18E-167	SigmaDDR-II BASRAM	165-bump BGA	167	С
4M x 18	GS8662R18E-250I	SigmaDDR-ILB4 SRAM	165-bump BGA	250	- 1
4M x 18	GS8662R18E-200I	SigmaDDP21 B4 SRAM	165-bump BGA	200	- 1
4M x 18	GS8662R18E-167I	SigmaDDR-II B4 SRAM	165-bump BGA	167	I
2M x 36	GS8662R36E-250	Sign aDDR-II B4 SRAM	165-bump BGA	250	С
2M x 36	GS8662R36E-200	SigmaDDR-II B4 SRAM	165-bump BGA	200	С
2M x 36	GS8662R36E-167	SigmaDDR-II B4 SRAM	165-bump BGA	167	С
2M x 36	GS8662R36E-250I	SigmaDDR-II B4 SRAM	165-bump BGA	250	I
2M x 36	GS8662R36E-200I	SigmaDDR-II B4 SRAM	165-bump BGA	200	I
2M x 36	GS8662R36E-167I	SigmaDDR-II B4 SRAM	165-bump BGA	167	I
8M x 8	GS8662R08GE-25	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump BGA	250	С
8M x 8	GS8662R08GL200	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump BGA	200	С
8M x 8	GS8662F03 <del>C</del> E-167	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump BGA	167	С
8M x 8	GS8662708GE-250I	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump BGA	250	I
8M x 8	CC 2R08GE-200I	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump BGA	200	I
8M x 8	GS8662R08GE-167I	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump BGA	167	I
8M x 9	GS8662R09GE-250	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump BGA	250	С

### Notes:

- 1. For Tape and Reel add the character "T" to the end of the part number. Example: GS8662R36E-200T.
- 2.  $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$



### Ordering Information—GSI SigmaDDR-II SRAM

Org	Part Number1	Туре	Package	Speed (MHz)	T <sub>A</sub> <sup>2</sup>
8M x 9	GS8662R09GE-200	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump BGA	200	С
8M x 9	GS8662R09GE-167	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump BCA	167	С
8M x 9	GS8662R09GE-250I	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump RoA	250	I
8M x 9	GS8662R09GE-200I	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bum/BGA	200	I
8M x 9	GS8662R09GE-167I	SigmaDDR-II B4 SRAM	RoHS-compliant 165 bump BGA	167	I
4M x 18	GS8662R18GE-250	SigmaDDR-II B4 SRAM	RoHS-compliant 163-bump BGA	250	С
4M x 18	GS8662R18GE-200	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump BGA	200	С
4M x 18	GS8662R18GE-167	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump BGA	167	С
4M x 18	GS8662R18GE-250I	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump BGA	250	I
4M x 18	GS8662R18GE-200I	SigmaDDR-II B4 SRAM	Ron's-compliant 165-bump BGA	200	I
4M x 18	GS8662R18GE-167I	SigmaDDR-II B4 SRAM	PoHS-compliant 165-bump BGA	167	I
2M x 36	GS8662R36GE-250	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump BGA	250	С
2M x 36	GS8662R36GE-200	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump BGA	200	С
2M x 36	GS8662R36GE-167	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump BGA	167	С
2M x 36	GS8662R36GE-250I	SigmaDDR-II B4 SRAM	RoHS-compliant 165-bump BGA	250	I
2M x 36	GS8662R36GE-200I	SigmaDDR-II B4 SRAW	RoHS-compliant 165-bump BGA	200	I
2M x 36	GS8662R36GE-167I	SigmaDDR-II B4-SkAM	RoHS-compliant 165-bump BGA	167	I

### Notes:

- For Tape and Reel add the character "T" to the end of the part number. Example: GS8662R36E-200T.
   T<sub>A</sub> = C = Commercial Temperature Range. T<sub>A</sub> = I = Industrial Temperature Range.



### **Revision History**

File Name	Types of Changes Format or Content	Revisions
GS8662Rxx_r1	Format	Creation of new datasheet
GS8662Rxx_r1; GS8662Rxx_r1_01	Content	Added RoHS-compliant information
GS8662Rxx_r1_01; GS8662Rxx_r1_02	Content	Updated MAX tKHKH
GS8662Rxx_r1_02; GS8662Rxx_r1_03	Content	Updated_tKHKH, tKHCL AC Char table     Added tKHKH and Colorhase Distortion to AC Char table
GS8662Rxx_r1_03; GS8662Rxx_r1_04	Content	Added CZ data     Updated I/O supply voltage data     Updated powerup sequence information
GS8662Rxx_r1_04, GS8662Rxx_r1_05	Content	Changed parate Read and Write pins to one R/W-bar pin.
GS8662Rxx_r1_05; GS8662Rxx_r1_06	Content	Upday a Status to PQ
GS8662Rxx_r1_06; GS8662Rxx_r1_07	Content	• Added V <sub>REF</sub> note to Pin Description table • Pipdated FLXDrive-II Output Driver Impedance Control section • Removed Preliminary banner due to production status • Removed 267 MHz speed bin (T)
GS8662Rxx_r1_07; GS8662Rxx_r1_08	Content	Revised AC Electrical Characteristics table
GS8662Rxx_r1_08; GS8662Rxx_r1_09a	Conte	• (Rev1.09a: Editorial updates)

-at Recognized to