

119-Bump BGA 512K x 18, 256K x 36 200 MHz-133 MHz **Commercial Temp** $3.3 V V_{DD}$ 8Mb S/DCD Sync Burst SRAMs 3.3 V and 2.5 V I/O

Features

Industrial Temp

- FT pin for user-configurable flow through or pipelined operation
- Single/Dual Cycle Deselect Selectable
- ZQ mode pin for user-selectable high/low output drive strength
- 3.3 V +10%/-5% core power supply
- 2.5 V or 3.3 V I/O supply
- LBO pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to SCD x18/x36 Interleaved Pipeline mode
- Byte Write (BW) and/or Global Write (GW) operation
- Common data inputs and data outputs
- · Clock Control, registered, address, data, and control
- Internal self-timed write cycle
- Automatic power-down for portable applications
- 119-bump BGA package

		-200	-180	-166	-150	-133	Unit
Pipeline	tCycle	5.0	5.5	6.0	6.7	7.5	ns
3-1-1-1	t _{KQ}	3.0	3.2	3.5	3.8	4.0	ns
	I _{DD}	450	410	380	350	340	mA
Flow	t _{KQ}	7.5	8	8.5	9.0	9.5	ns
Through	tCycle	10	10	10	10	10	ns
2-1-1-1	I _{DD}	270	270	250	240	220	mA

Functional Description

Applications

The GS88418/36B is a 9,437,184-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.

Controls

Addresses, data I/Os, chip enables ($\overline{E1}$, in x18 version, $\overline{E1}$ and E2 in x36 version), address burst control inputs (ADSP, ADSC, ADV), and write control inputs (Bx, BW, GW) are synchronous and are controlled by a positive-edge-triggered clock input (CK). Output enable (G) and power-down control (ZZ) are asynchronous inputs. Burst cycles can be initiated with either ADSP or ADSC inputs. In Burst mode, subsequent burst addresses are generated internally and are controlled by ADV. The burst address counter may be configured to count in either linear or interleave order with the Linear Burst Order

(LBO) input. The Burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance.

Flow Through/Pipeline Reads

The function of the Data Output register can be controlled by the user via the \overline{FT} mode bump (Bump 5R). Holding the \overline{FT} mode pin low places the RAM in Flow Through mode, causing output data to bypass the Data Output Register. Holding FT high places the RAM in Pipeline mode, activating the risingedge-triggered Data Output Register.

SCD and DCD Pipelined Reads

The GS88436B is a SCD (Single Cycle Deselect) and DCD (Dual Cycle Deselect) pipelined synchronous SRAM. DCD SRAMs pipeline disable commands to the same degree as read commands. SCD SRAMs pipeline deselect commands one stage less than read commands. SCD RAMs begin turning off their outputs immediately after the deselect command has been captured in the input registers. DCD RAMs hold the deselect command for one full cycle and then begin turning off their outputs just after the second rising edge of clock. The user may configure this SRAM for either mode of operation using the SCD mode input on Bump 4L.

Byte Write and Global Write

Byte write operation is performed by using Byte Write enable (BW) input combined with one or more individual byte write signals (Bx). In addition, Global Write (GW) is available for writing all bytes at one time, regardless of the Byte Write control inputs.

FLXDrive[™]

The ZQ pin allows selection between high drive strength (ZQ low) for multi-drop bus applications and normal drive strength (ZQ floating or high) point-to-point applications. See the Output Driver Characteristics chart for details.

Sleep Mode

Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode.

Core and Interface Voltages

The GS884B operates on a 3.3 V power supply and all inputs/ outputs are 3.3 V- and 2.5 V-compatible. Separate output power (V_{DDO}) pins are used to decouple output noise from the internal circuit.



GS88436 Pad Out

119-Bump BGA—Top View

	1	2	3	4	5	6	7
Α	V_{DDQ}	A6	A7	ADSP	A8	A9	V _{DDQ}
в	NC	E2	A4	ADSC	A15	A17	NC
С	NC	A5	Аз	V_{DD}	A14	A16	NC
D	DQC4	DQPC9	V_{SS}	ZQ	V_{SS}	DQPB9	DQB4
Е	DQC3	DQC8	V_{SS}	Ē1	V_{SS}	DQB8	DQB3
F	V _{DDQ}	DQc7	V_{SS}	G	V_{SS}	DQB7	V _{DDQ}
G	DQc2	DQC6	Bc	ADV	Вв	DQB6	DQB2
н	DQc1	DQC5	V_{SS}	GW	V_{SS}	DQ _{B5}	DQB1
J	V _{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V _{DDQ}
к	DQD1	DQD5	V_{SS}	СК	V_{SS}	DQA5	DQA1
L	DQD2	DQD6	BD	SCD	BA	DQA6	DQA2
М	V _{DDQ}	DQD7	V_{SS}	BW	V_{SS}	DQA7	V _{DDQ}
Ν	DQD3	DQD8	V_{SS}	A1	V_{SS}	DQA8	DQA3
Ρ	DQD4	DQPD9	V_{SS}	A0	V_{SS}	DQPA9	DQA4
R	NC	A2	LBO	V_{DD}	FT	A13	NC
T	NC	NC	A10	A11	A12	NC	ZZ
U	V _{DDQ}	NC	NC	NC	NC	NC	V _{DDQ}



GS88418 Pad Out

119-Bump BGA—Top View

	1	2	3	4	5	6	7
Α	V _{DDQ}	A6	A7	ADSP	A8	A9	V _{DDQ}
В	NC	NC	A4	ADSC	A15	A17	NC
С	NC	A5	Аз	V_{DD}	A14	A16	NC
D	DQ _{B1}	NC	V_{SS}	ZQ	V_{SS}	DQA9	NC
Е	NC	DQB2	V_{SS}	Ē1	V_{SS}	NC	DQA8
F	V _{DDQ}	NC	V_{SS}	G	V_{SS}	DQA7	V _{DDQ}
G	NC	DQB3	Вв	ADV	NC	NC	DQA6
Н	DQB4	NC	V_{SS}	GW	V_{SS}	DQA5	NC
J	V _{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V _{DDQ}
к	NC	DQ _{B5}	V_{SS}	СК	V_{SS}	NC	DQA4
L	DQB6	NC	NC	SCD	BA	DQA3	NC
М	V _{DDQ}	DQB7	V_{SS}	BW	V_{SS}	NC	V _{DDQ}
N	DQB8	NC	V_{SS}	A1	V_{SS}	DQA2	NC
Ρ	NC	DQB9	V_{SS}	A0	V_{SS}	NC	DQA1
R	NC	A2	LBO	V_{DD}	FT	A13	NC
Т	NC	A10	A11	NC	A12	A18	ZZ
U	V _{DDQ}	NC	NC	NC	NC	NC	V _{DDQ}




GS88418/36 BGA Pin Description

Pin Location	Symbol	Туре	Description
P4, N4	A0, A1		Address field LSBs and Address Counter Preset Inputs
A2, A3, A5, A6, B3, B5, C2, C3, C5, C6, G4, R2, R6, T3, T5	An	I	Address Inputs
T4	An	I	Address Inputs (x36 Version)
T2, T6	NC	_	No Connect (x36 Version)
T2, T6	An	I	Address Inputs (x18 Version)
K7, L7, N7, P7, K6, L6, M6, N6, P6 H7, G7, E7, D7, H6, G6, F6, E6, D6 H1, G1, E1, D1, H2, G2, F2, E2, D2 K1, L1, N1, P1, K2, L2, M2, N2, P2	DQA1–DQPA9 DQB1–DQPB9 DQC1–DQPC9 DQD1–DQPD9	I/O	Data Input and Output pins (x36 Version)
L5, G5, G3, L3	Ba, Bb, Bc, Bd	I	Byte Write Enable for DQA, DQB, DQc, DQD I/Os; active low (x36 Version)
P7, N6, L6, K7, H6, G7, F6, E7, D6 D1, E2, G2, H1, K2, L1, M2, N1, P2	DQa1—DQa9 DQb1—DQb9	I/O	Data Input and Output pins (x18 Version)
L5, G3	BA, BB	I	Byte Write Enable for DQA, DQB Data I/Os; active low (x18 Version)
P6, N7, M6, L7, K6, H7, G6, E6, D7, D2, E1, F2, G1, H2, K1, L2, N2, P1, G5, L3, T4	NC	_	No Connect (x18 Version)
К4	СК	I	Clock Input Signal; active high
E4	Ē1	I	Chip Enable; active low
B2	E2	I	Chip Enable; active high
F4	G	I	Output Enable; active low
T7	ZZ	I	Sleep Mode control; active high
R5	FT	I	Flow Through or Pipeline mode; active low
R3	LBO	I	Linear Burst Order mode; active low
L4	SCD	I	Single Cycle Deselect/Dual Cycle Deselect Mode Control
D4	ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])
B1, C1, R1, T1, L4, B7, C7, U6, R7, J3,J5, U2, U3, U4, U5	NC	_	No Connect
J2, C4, J4, R4, J6	V _{DD}		Core power supply
D3, E3, F3, H3, K3, M3, N3, P3, D5, E5, F5, H5, K5, M5, N5, P5	V _{SS}	I	I/O and Core Ground
A1, F1, J1, M1, U1, A7, F7, J7, M7, U7	V _{DDQ}	I	Output driver power supply

BPR2000.002.14





Note: Only x18 version shown for simplicity.



Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	LBO	L	Linear Burst
Buist Order Control	LBO	H or NC	Interleaved Burst
Output Register Control	FT	L	Flow Through
Output Register Control		H or NC	Pipeline
Dawar Dawa Control	77	L or NC	Active
Power Down Control	ZZ	Н	Standby, I _{DD} = I _{SB}
Single/Dual Quale Decelect Centrel	SCD	L	Dual Cycle Deselect
Single/Dual Cycle Deselect Control	300	H or NC	Single Cycle Deselect
FLXDrive Output Impedance Control	ZQ	L	High Drive (Low Impedance)
	202	Н	Low Drive (High Impedance)

Note:

There are pull-up devices on the LBO, ZQ, SCD, and FT pins and a pull down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above table.

Enable / Disable Parity I/O Pins

This SRAM allows the user to configure the device to operate in Parity I/O active (x18 or x36) or in Parity I/O inactive (x16 or x32) mode. Holding the \overline{PE} bump low or letting it float will activate the 9th I/O on each byte of the RAM. Tying \overline{PE} high deactivates the 9th I/O of each byte, although the bit in each byte of the memory array remains active to store and recall parity bits generated and read into the ByteSafe parity circuits.

Burst Counter Sequences

Linear B	Surst See	quence
----------	-----------	--------

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note: The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note: The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18



Byte Write Truth Table

Function	GW	BW	BA	Вв	Bc	B₀	Notes
Read	Н	Н	Х	Х	Х	Х	1
Read	Н	L	Н	Н	Н	Н	1
Write byte a	Н	L	L	Н	Н	Н	2, 3
Write byte b	Н	L	Н	L	Н	Н	2, 3
Write byte c	Н	L	Н	Н	L	Н	2, 3, 4
Write byte d	Н	L	Н	Н	Н	L	2, 3, 4
Write all bytes	Н	L	L	L	L	L	2, 3, 4
Write all bytes	L	Х	Х	Х	Х	Х	

Notes:

1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.

2. Byte Write Enable inputs BA, BB, Bc, and/or BD may be used in any combination with BW to write single or multiple bytes.

3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.

4. Bytes "c" and "D" are only available on the x36 version.



Synchronous Truth Table

Operation	Address Used	State Diagram Key ⁵	E1	E2 ² (x36only)	ADSP	ADSC	ADV	W ³	DQ ⁴
Deselect Cycle, Power Down	None	X	Н	X	Х	L	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	L	F	L	Х	Х	Х	High-Z
Deselect Cycle, Power Down	None	X	L	F	Н	L	Х	Х	High-Z
Read Cycle, Begin Burst	External	R	L	Т	L	Х	Х	Х	Q
Read Cycle, Begin Burst	External	R	L	Т	Н	L	Х	F	Q
Write Cycle, Begin Burst	External	W	L	Т	Н	L	Х	Т	D
Read Cycle, Continue Burst	Next	CR	Х	X	Н	Н	L	F	Q
Read Cycle, Continue Burst	Next	CR	Н	Х	Х	Н	L	F	Q
Write Cycle, Continue Burst	Next	CW	Х	X	Н	Н	L	Т	D
Write Cycle, Continue Burst	Next	CW	Н	Х	Х	Н	L	Т	D
Read Cycle, Suspend Burst	Current		Х	Х	Н	Н	Н	F	Q
Read Cycle, Suspend Burst	Current		Н	Х	Х	Н	Н	F	Q
Write Cycle, Suspend Burst	Current		Х	Х	Н	Н	Н	Т	D
Write Cycle, Suspend Burst	Current		Н	Х	Х	Н	Н	Т	D

Notes:

1. X = Don't Care, H = High, L = Low.

2. For x36 Version, E = T (True) if E2 = 1; E = F (False) if E2 = 0.

3. $\underline{W} = T$ (True) and F (False) is defined in the Byte Write Truth Table preceding.

4. G is an asynchronous input. G can be driven high at any time to disable active output drivers. G low can only enable active drivers (shown as "Q" in the Truth Table above).


5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.

6. Tying <u>ADSP</u> high and <u>ADSC</u> low allows simple non-burst synchronous operations. See **BOLD** items above.

7. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See *ITALIC* items above.



Simplified State Diagram




Notes:

- 1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes G is tied low.
- 2. The upper portion of the diagram assumes active use of only the Enable (E1 and E2) and Write (BA, BB, BC, BD, BW, and GW) control inputs, and that ADSP is tied high and ADSC is tied low.
- 3. The upper and lower portions of the diagram together assume active use of only the Enable, Write, and ADSC control inputs, and assumes ADSP is tied high and ADV is tied low.



Simplified State Diagram with \overline{G}



Notes:

- 1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of G.
- 2. Use of "Dummy Reads" (Read Cycles with G High) may be used to make the transition from read cycles to write cycles without passing through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
- 3. Transitions shown in gray tone assume G has been pulsed high long enough to turn the RAM's drivers off and for incoming data to meet Data Input Set Up Time.



Absolute Maximum Ratings

(All voltages reference to V_{SS})

Symbol	Description	Value	Unit
V _{DD}	Voltage on V _{DD} Pins	-0.5 to 4.6	V
V _{DDQ}	Voltage in V _{DDQ} Pins	–0.5 to V _{DD}	V
V _{CK}	Voltage on Clock Input Pin	–0.5 to 6	V
V _{I/O}	Voltage on I/O Pins	–0.5 to V _{DDQ} +0.5 (\leq 4.6 V max.)	V
V _{IN}	Voltage on Other Input Pins	-0.5 to V _{DD} +0.5 (\leq 4.6 V max.)	V
I _{IN}	Input Current on Any Pin	+/-20	mA
I _{OUT}	Output Current on Any I/O Pin	+/-20	mA
PD	Package Power Dissipation	1.5	W
T _{STG}	Storage Temperature	–55 to 125	°C
T _{BIAS}	Temperature Under Bias	-55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

Recommend	ed Op	erating	Conditions
1.cooninicina	cu op	cruing	Contaitions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Supply Voltage	V _{DD}	3.135	3.3	3.6	V	
I/O Supply Voltage	V _{DDQ}	2.375	2.5	V _{DD}	V	1
Input High Voltage	V _{IH}	1.7	_	V _{DD} +0.3	V	2
Input Low Voltage	V _{IL}	-0.3	_	0.8	V	2
Ambient Temperature (Commercial Range Versions)	Τ _Α	0	25	70	°C	3
Ambient Temperature (Industrial Range Versions)	Τ _Α	-40	25	85	°C	3

Notes:

1. Unless otherwise noted, all performance specifications quoted are evaluated for worst case at both 2.75 V \leq V_{DDQ} \leq 2.375 V


(i.e., 2.5 V I/O) and 3.6 V \leq V_{DDQ} \leq 3.135 V (i.e., 3.3 V I/O), and quoted at whichever condition is worst case.

2. This device features input buffers compatible with both 3.3 V and 2.5 V I/O drivers.


- Most speed grades and configurations of this device are offered in both Commercial and Industrial Temperature ranges. The part number of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 4. Input Under/overshoot voltage must be -2 V > Vi < V_{DD} +2 V with a pulse width not to exceed 20% tKC.



Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 3.3 \text{ V})$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} = 0 V	4	5	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} = 0 V	6	7	pF

Note: These parameters are sample tested.

Package Thermal Characteristics

Rating	Layer Board	Symbol	Max	Unit	Notes
Junction to Ambient (at 200 lfm)	single	R_{\ThetaJA}	40	°C/W	1,2
Junction to Ambient (at 200 lfm)	four	R_{\ThetaJA}	24	°C/W	1,2
Junction to Case (TOP)	—	$R_{\Theta JC}$	9	°C/W	3

Notes:

1. Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature air flow, board density, and PCB thermal resistance.

2. SCMI G-38-87

3. Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1




AC Test Conditions

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V
Output load	Fig. 1& 2

Notes:

- 1. Include scope and jig capacitance.
- 2. Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
- 3. Output Load 2 for $t_{\text{LZ}},\,t_{\text{HZ}},\,t_{\text{OLZ}}$ and t_{OHZ}
- 4. Device is deselected as defined by the Truth Table.



DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I _{IL}	V _{IN} = 0 to V _{DD}	–1 uA	1 uA
ZZ Input Current	I _{INZZ}	$\begin{array}{l} V_{DD} \geq V_{IN} \geq V_{IH} \\ 0 \ V \leq V_{IN} \leq V_{IH} \end{array}$	–1 uA –1 uA	1 uA 300 uA
Mode Pin Input Current	I _{INM}	$V_{DD} \ge V_{IN} \ge V_{IL}$ $0 \ V \le V_{IN} \le V_{IL}$	–300 uA –1 uA	1 uA 1 uA
Output Leakage Current	I _{OL}	Output Disable, V _{OUT} = 0 to V _{DD}	–1 uA	1 uA
Output High Voltage	V _{OH}	I _{OH} = –4 mA, V _{DDQ} = 2.375 V	1.7 V	—
Output High Voltage	V _{OH}	I _{OH} = –4 mA, V _{DDQ} = 3.135 V	2.4 V	—
Output Low Voltage	V _{OL}	I _{OL} = 4 mA	—	0.4 V



Operating Currents

			-2	200	-1	80	-1	66	-1	50	-1	33	
Parameter	Test Conditions	Symbol	0 to 70°C	-40 to 85°C	Unit								
Operating	Device Selected; All other inputs	I _{DD} Pipeline	450	470	410	430	380	400	350	370	340	360	mA
Current	≥VOr < V	I _{DD} Flow Through	270	290	270	290	250	270	240	250	220	240	mA
Standby	$ZZ \ge V_{DD} - 0.2 V$	I _{SB} Pipeline	40	60	40	60	40	60	40	60	40	60	mA
Current		I _{SB} Flow Through	40	60	40	60	40	60	40	60	40	60	mA
Deselect	$\begin{array}{l} \text{Deselect} \\ \text{Current} \end{array} \begin{array}{l} \text{Device Deselected;} \\ \text{All other inputs} \\ \geq V_{\text{IH}} \text{ or } \leq V_{\text{IL}} \end{array}$	I _{DD} Pipeline	120	140	110	130	100	120	100	120	90	110	mA
Current		I _{DD} Flow Through	90	110	80	100	80	100	70	90	70	90	mA



AC Electrical Characteristics

	Parameter	Symbol	-2	00	-1	80	-1	66	-1	50	-1	33	Unit
	Parameter	Symbol	Min	Max	Unit								
	Clock Cycle Time	tKC	5.0	_	5.5	—	6.0	—	6.7	—	7.5	_	ns
Disalisa	Clock to Output Valid	tKQ	—	3.0	—	3.2		3.5	—	3.8	_	4.0	ns
Pipeline	Clock to Output Invalid	tKQX	1.5	_	1.5	—	1.5	—	1.5	—	1.5	_	ns
	Clock to Output in Low-Z	tLZ ¹	1.5	_	1.5	—	1.5	_	1.5	_	1.5	—	ns
	Clock Cycle Time	tKC	10.0		10.0		10.0	_	10.0		10.0		ns
Flow	Clock to Output Valid	tKQ	—	7.5	—	8.0		8.5	—	9.0	_	9.5	ns
Through	Clock to Output Invalid	tKQX	3.0	_	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Clock to Output in Low-Z	tLZ ¹	3.0	_	3.0	_	3.0	_	3.0	_	3.0	_	ns
	Clock HIGH Time	tKH	1.3	_	1.3	—	1.3	—	1.3	—	1.3	_	ns
	Clock LOW Time	tKL	1.5	_	1.5	_	1.5	—	1.5	_	1.5	_	ns
	Clock to Output in High-Z	tHZ ¹	1.5	3.0	1.5	3.2	1.5	3.5	1.5	3.8	1.5	4.0	ns
	G to Output Valid	tOE	—	3.2	—	3.2	_	3.5	—	3.8	—	4.0	ns
	G to output in Low-Z	tOLZ ¹	0	_	0	_	0	_	0	_	0	_	ns
	G to output in High-Z	tOHZ ¹	_	3.0	_	3.2	_	3.5	_	3.8	_	4.0	ns
	Setup time	tS	1.5	_	1.5	—	1.5	—	1.5	_	1.5	_	ns
	Hold time	tH	0.5	_	0.5	—	0.5	—	0.5	—	0.5	_	ns
	ZZ setup time	tZZS ²	5	_	5	_	5	_	5	_	5	_	ns
	ZZ hold time	tZZH ²	1	_	1	_	1	_	1	_	1	—	ns
	ZZ recovery	tZZR	20	—	20	—	20	—	20	—	20	—	ns


Notes:

1. These parameters are sampled and are not 100% tested.

2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.




Write Cycle Timing



* Only in 88436B




Flow Through Read Cycle Timing










* Only in 88436B




Pipelined SCD Read Cycle Timing






Pipelined DCD Read-Write Cycle Timing



* Only in 88436B



Sleep Mode Timing Diagram




Application Tips

Single and Dual Cycle Deselect

SCD devices force the use of "dummy read cycles" (read cycles that are launched normally, but that are ended with the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance, but their use usually assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings), but greater care must be exercised to avoid excessive bus contention.




FLXDrive Output Driver Characteristics






1


Package Dimensions—119-Pin BGA





Bottom View

Top View



Package Dimensions—119-Pin BGA

Symbol	Description	Min.	Nom.	Max
A	Width	13.8	14.0	14.2
В	Length	21.8	22.0	22.2
С	Package Height (including ball)	-		2.40
D	Ball Size	0.60	0.75	0.90
E	Ball Height	0.50	0.60	0.70
F	Package Height (excluding balls)		1.46	1.70
G	Width between Balls		1.27	
К	Package Height above board	0.80	0.90	1.00
N	Cut-out Package Width		12.00	
Р	Foot Length		19.50	
R	Width of package between balls		7.62	
S	Length of package between balls		20.32	
Т	Variance of Ball Height		0.15	

Unit: mm



Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number ¹	Туре	Package	Speed ² (MHz/ns)	T _A ³	Status
512K x 18	GS88418B-200	S/DCD Pipeline/Flow Through	BGA	200/7.5	С	
512K x 18	GS88418B-180	S/DCD Pipeline/Flow Through	BGA	180/8	С	
512K x 18	GS88418B-166	S/DCD Pipeline/Flow Through	BGA	166/8.5	С	
512K x 18	GS88418B-150	S/DCD Pipeline/Flow Through	BGA	150/9	С	
512K x 18	GS88418B-133	S/DCD Pipeline/Flow Through	BGA	133/9.5	С	
256K x 36	GS88436B-200	S/DCD Pipeline/Flow Through	BGA	200/7.5	С	
256K x 36	GS88436B-180	S/DCD Pipeline/Flow Through	BGA	180/8	С	
256K x 36	GS88436B-166	S/DCD Pipeline/Flow Through	BGA	166/8.5	С	
256K x 36	GS88436B-150	S/DCD Pipeline/Flow Through	BGA	150/9	С	
256K x 36	GS88436B-133	S/DCD Pipeline/Flow Through	BGA	133/9.5	С	
512K x 18	GS88418B-200I	S/DCD Pipeline/Flow Through	BGA	200/7.5	I	Not Available
512K x 18	GS88418B-180I	S/DCD Pipeline/Flow Through	BGA	180/8	I	
512K x 18	GS88418B-166I	S/DCD Pipeline/Flow Through	BGA	166/8.5	I	
512K x 18	GS88418B-150I	S/DCD Pipeline/Flow Through	BGA	150/9	I	
512K x 18	GS88418B-133I	S/DCD Pipeline/Flow Through	BGA	133/9.5	I	
512K x 36	GS88418B-200I	S/DCD Pipeline/Flow Through	BGA	200/7.5	I	Not Available
512K x 36	GS88418B-180I	S/DCD Pipeline/Flow Through	BGA	180/8	I	
256K x 36	GS88436B-166I	S/DCD Pipeline/Flow Through	BGA	166/8.5	I	
256K x 36	GS88436B-150I	S/DCD Pipeline/Flow Through	BGA	150/9	I	
256K x 36	GS88436B-133I	S/DCD Pipeline/Flow Through	BGA	133/9.5	I	

Notes:

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS88418BT.

2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.

3. $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$

4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (<u>www.gsitechnology.com</u>) for a complete listing of current offerings.



Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
GS8841836B Rev 1.00	First Release	•
88418_r1; 88418_r1_01	Content	Updated BGA pinout to meet JEDEC standards
88418_r1_01; 88418_r1_02	Format	 Updated format to comply with Technical Publications standards
88418_r1_02; 88418_r1_03	Content	Updated Capitance table—removed Input row and changed Output row to I/O
88418_r1_03; 88418_r1_04	Content	 Updated speed bin table on page 1 (Added 150 MHz and 133 MHz) Updated pinouts on pages 2 & 3 (U2–U5 should all be NC) Removed PE, DP, and QE from Pin Description table on page 4; added R7, J3, J5, U2, U3, U4, U5 to NC row Added 150 MHz and 133 MHz to Operating Currents table on page 14 Added 150 MHz and 133 MHz to Electrical Characteristics table on page 15 Deleted BSR table on page 22
88418_r1_04; 88418_r1_05	Content	 Added references to 150 MHz and 133 MHz speed bins to headers and ordering information table