

Features

- Wide Input Voltage Range: 3V~28V
- Adjustable 0.8V~20V Output Range
- ±1% Output Voltage Accuracy over Line and Load
- Wide output load range: 0 to 10A
- Constant-on-time control scheme for fast transient and high Efficiency
- Programmable Operation Frequency from 100kHz to 600kHz
- Selectable Forced PWM or automatic PFM/PWM mode
- 45% Under-Voltage Protection
- 125% Over-Voltage Protection
- FB Short Protection
- Internal 5V Pre-regulator
- External Adjustable Soft-Start and Soft-Stop
- Internal Over Temperature Protection
- Programmable Over Current Protection
- TQFN20-5x5 package
- Green Product (RoHS, Lead-Free, Halogen-Free Compliant)

Applications

- Notebook computers
- CPU core/IO Supplies
- Chip/RAM Supplies

General Description

The GS92A5 is small size chip with a relative constant on-time synchronous buck switching converter suitable for applications in notebook computers and other battery operated portable devices. Features include very wide input voltage range, high efficiency and a fast dynamic response with internal fast response scheme.

The GS92A5 have a unique power save mode, which can save battery power supply by decreasing frequency when load current falls down below preset critical current point.

The fast dynamic transient response means that buck converter applications based on GS92A5 will provide about 100ns-order response to load when output voltage falls down or rises up. The frequency will increase or decrease to meet the change in output load. Moreover, the GS92A5 will take the same method to regulate the output voltage when input voltage changes. When transient response regulated, the converter will maintains a new steady-state operation. Both the transient response state and the new state, the GS92A5 always has the same on-time.

The GS92A5 is suitable for the solutions which have the output voltage between 0.8V and 20V. An external setting resistor and output voltage can set the on-time, duty-cycle and frequency for the converter. The integrated gate drivers feature adaptive shoot-through protection, fast signal transmission. Additional features include current limit, soft-start, over-voltage and under-voltage protection, a Power Good flag and soft discharge upon shutdown. The GS92A5 is available in package TQFN20-5x5.

This document is GStek's confidential information. Anyone having confidential obligation to GStek shall keep this document confidential. Any unauthorized disclosure or use beyond authorized purpose will be considered as violation of confidentiality and criminal and civil liability will be asserted.



Typical Application




Figure 1a Typical Application of GS92A5





Figure 1b Typical Application of GS92A5



Function Block Diagram





Pin Configuration




Figure 3 TQFN20-5x5 Package

Pin Descriptions

Fili Descriptions					
No.	Name	1/0	Description		
1	4 00		Current Limit Detecting Input Pin. Connect LX Pin though an		
1	CS	I/O	external resistor to set the current limit threshold.		
2	FB		Feedback Input. Adjust the output voltage with a resistive		
	1 0		voltage-divider between the regulator's output and AGND.		
		_ ((//	YOUT Pin offers the output information to the chip, in order to		
3	VOUT		make the frequency setting more accuracy. When OVP condition		
			occurs, through this pin discharge the energy of vout capacitor.		
4	TON	1/0	On-Time Setting Input. Connect a resistor between VIN and TON		
4			to set the on time width.		
5	AM	I/O	Supply Input for analog functions.		
6.7	6, 7 VIN I Supply Input. VIN is the regulator input. All VIN pins m connected together.		Supply Input. VIN is the regulator input. All VIN pins must be		
0, 7			connected together.		
8, 9, 10	ıv	LX I/O	Upper Driver Floating Ground for Buck Controller. Connect to an		
0, 9, 10	LA	1/0	external inductor.		



11~14	PGND	0	Power Ground.
15	LGATE	0	Lower gate drive output. Connect to gate of low-side power MOSFET.
16	UGATE	0	Upper gate drive output for Buck Converter. Connect to gate of high-side power MOSFET.
17	воот	I	Bootstrap Capacitor Connection. Connect an external capacitor between BOOT and VSWH Pin.
18	VCC	I/O	Internal Linear Regulator Output.
19	SS	I/O	Soft-Start Time Setting Pin. Connect a capacitor between SS and AGND to set the soft-start time.
20	EN/DEM	I	Buck Enable Control Pin. EN=Low, Shutdown; EN=High, Auto-DEM Mode; EN=Floating, Forced CCM

Ordering Information GS92A5TQ-R

No	Item	Contents
1	Package	TQ:TQFN20-5x5
2	Shipping	R: Tape & Reel

Example: GS92A5 TQFN20-5x5 Tape & Reel ordering information is "GS92A5TQ-R"





Absolute Maximum Rating (Note 1)

Parameter	Symbol	Limits	Units
VAIN to GND	V_{AIN}	-0.3 ~ 30	V
TON to GND	V_{TON}	-0.3 ~ 30	V
CS to GND	V _{cs}	-0.3 ~ 30	V
VCC to GND	V _{cc}	-0.3 ~ 6	V
EN to GND	V _{EN}	-0.3 ~ 30	V
FB, VOUT to GND	V_{FB}, V_{OUT}	-0.3~6	V
BOOT Voltage	$V_{BOOT\text{-}GND}$	-0.3 ~ 40	V
BOOT to LX Voltage	$V_{BOOT-VVLX}$	-0.3 ~ 6	V
LGATE to GND	V_{GL}	-0,3 ~ 6	V
VLX to GND			
DC	V _{VLX}	0.7V~30V	V
<200ns		-8V~32V	
Package Power Dissipation at $T_A \leq 25^{\circ}C$	P _{D_TQFN20-5x5}	4228	mW
Junction Temperature	1	- 45 ~ 150	°C
Storage Temperature	T _{STG}	- 55 ~ 150	°C
Lead Temperature (Soldering) 10S	TLEAD	260	°C
ESD (Human Body Mode) (Note 2)	V _{ESD_HBM}	2K	V
ESD (Machine Mode) (Note 2)	V _{ESD_MM}	200	V

Thermal Information (Note 3)

Parameter	Symbol Limits		Units
Thermal Resistance Junction to Ambient	$\theta_{\text{JA_TQFN20-5x5}}$	23.65	°C/W

Recommend Operating Condition (Note 4)

Parameter	Symbol	Limits	Units
VIN to GND (Note 5)	V _{IN}	3~28	V
VAIN to GND (Note 5)	V_{AIN}	6~28	V
VCC to GND	V _{CC}	4.5~5.5	V
EN/DEM to GND	V _{EN/DEM}	$V_{EN/DEM} = V_{AIN}$	V
Junction Temperature	T_J	-40 ~125	°C
Ambient Temperature	T _A	-40 ~ 85	°C



Electrical Characteristics

(R_{TON}=300KOhm, V_{IN} =12V, V_{OUT} =1.2V, EN/DEM= V_{IN} , T_A =25°C, unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Supply Voltage (VAIN)						
Under voltage lock out	M			5.5		V
(Rising)	V_{AIN_UVLO}			5.5		V
UVLO Hysteresis	V _{AIN_UVLOHYS}			0.2	7/>>	V
5V Pre-regulator (VVCC)						
Output Voltage	V_{VCC}			5.15		V
Under voltage lock out	V _{VCC_UVLO}			4,15		V
(Rising) UVLO Hysteresis	V_{VCC_UVLOHY}		~(0.3		V
(INISING) OVEO MYSIEIESIS	S			0.3		V
Reference Voltage)		
FB Reference Voltage	V_{FB}	V _{VCC} =5V		0.8		V
Enable Logic			<u> </u>			
EN Logic Low Voltage	V_{EN_L}	EN Falling			0.6	V
EN Floating Voltage	$V_{EN_{F}}$	VIN Power On, Stable		2.2		V
LIVI loating voltage	V EN_F	State(Forced CCM)		2.2		V
EN Logic High Voltage	V_{EN_H}	EN Rising(DEM)	3.1			V
Current Parameters						
Quiescent	ΙQ	FB=0.85V, VIN=12V		830		uA
		\\ \)				
Soft start current	I _{SS}	Vss=0		10		uA
	~ 1	EN=0, I(VIN)		4		uA
Shutdown Current	I _{SHTDN}	EN⊋0, I(TON)			0.01	uA
		EN=0, I(EN)	-2	-1		uA
Logic Input Current	\(\(\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	EN=12V		13		uA
Logic input current	IEN	EN=0V	-2	-1		uA
System Time & Driver On-Resistance						
On-Time	<i>))</i>	$V_{IN}=12V, V_{FB}=0.79V,$		300		no
On-Time	T _{ON}	R _{TON} =300K, V _{OUT} =1.2V		300		ns
Minimum On-Time	 	$V_{IN}=12V, V_{FB}=0.79V,$		100		no
Willimitati On-Time	T_{ON_Min}	R _{TON} =1K, V _{OUT} =1.2V		100		ns
Minimum Off-Time	T _{OFFMIN}	V _{IN} =12V, V _{FB} =0.79V,		440		ns
IVIII III III OII-TIIII E		R _{TON} =300K		440		115
High Side MOS RDSON	R _{DSH}	BOOT-LX=5V		13		mohms
High Side Leakage	I _{LEAKH}			10		uA



Low Side MOS RDSON	R _{DSL}	VCC-GND=5V		6		mohms	
Low Side Leakage	I _{LEAKL}			10		uA	
Current Sensing	Current Sensing						
CS Set Source Current	I _{CS}	V _{CS} =1V		20		uA	
ICS current temperature coefficient	TCS	On the bias of TA=25°C		4900		ppm/ °C	
Current Limit 1 (Rising)	I _{LIM1}	GND-LX, RCS=18K	324	360	396	m∨	
Current Limit 2 (Rising)	I _{LIM2}	GND-LX, RCS=10K	180	200	220	mV	
Current Limit 3 (Rising)	I _{LIM3}	GND-LX, RCS=2.5K	35	50	65	mV	
Zero Crossing Threshold	V_{T_0}	GND-LX	-10		10	mV	
Voltage Fault Protection			4				
UVP Threshold	$V_{\text{UV_TH}}$	Measure at V _{FB} , with respect to reference voltage		45		%	
UVP Blank Time	T _{UV_B}	From Enable to UVP 80mV <v<sub>FB<uvp td="" threshold<=""><td>)r</td><td>1.6x10⁸x C_{SS}</td><td></td><td>ms</td></uvp></v<sub>)r	1.6x10 ⁸ x C _{SS}		ms	
UVP Fault Delay	$T_{UV_{D}}$	Force V _{FB} below UVP threshold		20		us	
OVP Threshold	$V_{\text{OV_TH}}$	Measure at V _{FB} , with respect to reference voltage		125		%	
OVP Fault Delay	$T_{OV_{D}}$	Force V _{FB} above OVP		20		us	
Over Temperature Shutdow	'n						
Thermal Shutdown Threshold	T _{TSDN}			150		°C	
Thermal Shutdown Hysteresis	T _{HYS_TSDN}			20		°C	
Bootstrap Diode							
Internal Boost Charging Switch On-Resistance	R _{BT-D}	VCC to BOOT, 10mA			120	ohms	

Note 1. Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.

Note 2.Devices are ESD sensitive. Handling precaution recommended.

Note 3. θ_{JA} is measured in the natural convection at T_A =25°C on a high effective thermal conductivity test board (4 Layers, 2S2P) of JEDEC 51-7 thermal measurement standard.



Note 4. The device is not guaranteed to function outside its operating conditions.

Note 5 Recommend the Pulse time<100ns when VIN over than 30V.

Note 6 If V(BOOT)-V(VLX)<4V, a boot diode is recommended.




GStek

Typical Characteristics


Power Off From EN(DEM Mode)


CH1:EN; CH2:SS; CH3:PHASE; CH4:Vout



Power on from EN (DEM No Load)


CH1:EN; CH2:SS; CH3:PHASE; CH4:Vout






Iout (A)


Power Off From EN(DEM Mode)






Power on from EN (10A Load)











Application Information

The GS92A5 is small size chip with a relative constant on-time synchronous buck switching converter suitable for applications in notebook computers and other battery operated portable devices. Features include wide input voltage range, high efficiency and fast dynamic response.

System Clock Generator and PWM Control

The on-time of GS92A5 can be set by an external setting resistor from input voltage to TON Pin. The converter maintains the on-time width as loop feedback path exists between the GS92A5 converter, low pass filter and voltage divider. For a given input voltage buck application, the feedback maintains the constant on-time width. Due to the constant resistor and input voltage, the GS92A5 based buck converter has the relative constant frequency. Moreover, the GS92A5 can increase the duty-cycle automatically as input voltage falls down. Because of the constant on-time in each switching period, the converter maintains the relative frequency when the input voltage changes

At the beginning of each switching cycle, upper power MOSFET is turned on, after typical fixed on-time, the upper MOSFET is turned off, and then lower power MOSFET is turned on after internal dead time. The upper MOSFET will not be turned on at the beginning of next cycle until output voltage falls down below the preset voltage and the dead time passes. The same events repeat the following switching cycles. To avoid the surge inductor current during large load transient, a minimum Off-time is added. Typical minimum off-time is around 440ns. The too small on-time can affect soft-start and anti-noise ability, so in order to avoid the on-time too small to be eliminated; a minimum on-time is set to around 110ns. This should to be noted in the small duty applications.

High Side Switch On-Time Count

The on-time is decided by the external setting resistor, and the input voltage. Looking at the TON pin, the input voltage is converted to current which is inversely proportional to itself by dividing the external setting resistor. The input voltage-proportional current is used to charge an internal capacitor from zero volts. When the voltage between two terminals of the capacitor reaches to the internal setting voltage, on-time one-shot pulse is generated, and then upper power MOSFET is turned on.

We can count the on-time and switching frequency according to the equation below:

 $T_{ON}=(V_{OUT}\times R_{TON}\times 8p)/(V_{IN}-0.8)$ for VOUT<=2.5V If VOUT is higher than 2.5V, please set VOUT PIN voltage equal to 2.5V by divider resistors. And, the frequency can be calculated as equation below:

 $I_{ON} = (R_{TON} \times 20p) / (V_{IN} - 0.8)$ for VOUT>2.5V

Then, the switching frequency is:

 $F_{sw}=V_{OUT}/(V_{IN}\times T_{ON})$

 R_{TON} is a resistor connected from the input supply (VIN) to the TON pin.

For heavy load (more than 8A) application, due to ground bounced and the high impedance of R_{TON} , the TON pin should always be bypassed to GND using a several nF-order ceramic capacitor for reliable system operation.

EN, PFM/PWM Mode and Shutdown Soft-Discharge

The EN/DEM pin enables the power supply. When EN/DEM is tied to high voltage (over $V_{\text{EN_H}}$) the GS92A5 is enabled and diode-emulated mode (DEM, which is power save mode) will be also enabled. When the EN/DEM is floating or tri-stated, an internal tri-stated judged logic module will activate the controller and the DEM Mode will be disabled.

In DEM mode, when the loads goes low, GS92A5 starts power save mode in order to maintain the on-time and



decrease the system clock frequency to skip PWM pulses for better efficiency. If DEM Mode is enabled, the GS92A5 zero crossing comparator will sense the inductor current and judge its value by comparing the LX node (LX) to PGND. Once the LX node voltage is equal to the PGND node voltage, the converter will enter the DEM Mode and turn off the low side power MOSFET. As the load current is further decreased, it takes longer time to discharge the output capacitor to the level than required the next switching cycle. The on-time is kept the same as that in the heavy-load condition.

If the EN/DEM pin is pulled low, the GS92A5 internal logic will shutdown the switching clock and stop the buck converter, and Discharge Module works to discharge the related output voltage through the VOUT pin. This will ensure that the output is in a defined state next time when it is enabled. Since this is a soft discharge, that there are no dangerous negative voltage excursions to be concerned about In order to maintain the correct function of the soft-discharge module, the chip power supply must be online.

Output Voltage Selection

The output voltage is set by the feedback resistors R_{FB1} and R_{FB2} of Figure1a and Figure1b. The internal reference is 0.8V, so the voltage at the feedback pin is also 0.8V. Therefore the output can be set by the equation below:

$$V_{OUT} = (1 + R_{FB1}/R_{FB2}) \times 0.8 \text{ V}$$


Current Limit

The GS92A5 uses the on-state resistance of the low-side power MOSFET as a current-sense resistor. In this case, the R_{CS} resistor between the LX pin and CS pin sets the over current threshold. This resistor R_{CS} is connected to a 20uA current source within the GS92A5 which is turned on when the low side power MOSFET turns on. When the voltage drop across the

low side power MOSFET equals the voltage crossing the current limit resistor R_{CS} , positive current limit will activate. The high side Power MOSFET will not be turned on until both the voltage drop across the sense element (low side power MOSFET) falls below the voltage across the R_{CS} resistor and the output voltage falls to pre-set value. The current sensing circuit actually regulates the inductor valley current. This means that if the magnitude of the current-sense signal at CS pin is above the current-limit threshold, the PWM is not allowed to initiate a new switching cycle. The equation for the current limit threshold is as follows:

Where, R_{DSL} is the resistance of low side power MOSFET.

It is diagramed by the graph below:



Ensure that noise and DC errors do not corrupt the current-sense signal seen by CS and PGND. Mount the IC close t the low side power MOSFET and sense resistor with short, direct traces, making a Kelvin sense connection to the sense resistor.

Output Over-Voltage Protection

When the output voltage rises up to 125% of the preset voltage, the internal fault-logic module delays about 20us and turns on the low side Power MOSFET. It stays latched on and the GS92A5 is latched off until Power Reset or EN Reset.

Output Under-Voltage Protection

When the output voltage falls down to 45% of the preset voltage, the internal fault-logic module will delay about 20us and turns off both the high side and low side Power MOSFETs. Both switches stay latched off and

the GS92A5 is latched off until Power Reset or EN Reset. During soft-start, the UVP will be blanked, until soft-start procedure finished. The blank time depended on the value of the capacitor connected to SS Pin. But if the output voltage rises up above the UVP threshold tolerance during the counter period, the UVP counter is released immediately.

UVLO and Soft-Start

An internal under voltage lockout (UVLO) module is used to sense the VCC power supply. The PWM converter is forbidden by the under voltage lockout module. When VCC rises about 4.15V, the GS92A5 will initial the control logic circuitries and soft-start ramping generator, and then allows switching to occur. When VCC falls down to about 3.85V, the PWM converter is forbidden again.

When VAIN rises about 5.5V, the LDO output voltage (VCC) of GS92A5 enables and regulates a 5.15V voltage. After VAIN falls down to 5.3V the LDO (VCC) will turn off.

After soft-start module starting, the GS92A5 converter will release the current limit threshold followed the soft-start ramp. After UVP blanking time, the output under voltage protection and power good indicator is enabled.

FB Short Protection

Because the UVP protection is blanked during the soft-start period, if FB pin short to GND, the output voltage will increase continuously without OVP protection. It is a very dangerous condition. The GS92A5 build in a safety protection scheme to avoid this situation. When soft-start procedure begins, the GS92A5 monitors the output situations, if FB Pin short condition happens, the device will stop the switching cycle and latch on. Only Power on Reset and EN Reset can release this latch condition.

VOUT Pin

The Vout Pin offers feedback information of output

voltage. This information makes the ton more accurate, so the switching frequency variation is very small even when the GS92A5 operates on very wide input voltage range. When any fault condition occurs, the Vout Pin provides a discharge path from output to gnd.

External Devices Selection

For loop stability, the 0 dB frequency (10), defined in the follow equation:

$$f_0 = \frac{1}{2\pi \times RESR \times C_{OUT}} \le \frac{f_{SW}}{4}$$

The loop stability is determined by the output capacitor. Specialty polymer capacitors have C_{OUT} in the order of several 100uF and RESR in range of 10mohm is recommended. However, ceramic capacitors have f0 at more than 700 KHz which is not recommended.

In order for the right regulate manner, the ripple voltage at the feedback pin (FB), should be approximately 15mV. This generates Vripple= (V_{OUT}/0.8) ×15mV at the output node. The output capacitor RESR should meet this equation.

The external device selection is list below:

Choose Feedback Voltage Divider Resistor

Set R_{FB2}=1K~20K ohm

$$R_{FB1} = \frac{(V_{OUT} - 0.8)}{0.8} \times R_{FB2}$$

Choose RTON

$$T_{ON(Max)} = \frac{1}{f_{SW}} \times \frac{V_{OUT}}{V_{IN(Min)}}$$

$$R_{TON(MAX)} = (V_{IN} - 0.8) \times 375K$$

Choose Inductor

Set the ripple current approximately 1/4 to 1/2 of the maximum output current. 1/3 is recommended. The recommended inductor can be calculated from the output current, indicated by formula below

$$L_{\mathit{IND}} = \frac{3}{I_{\mathit{IOUT(max)}} \times f} \times \frac{(V_{\mathit{IN(max)}} - V_{\mathit{OUT}}) \times V_{\mathit{OUT}}}{V_{\mathit{IN(max)}}}$$

Green Solution Technology Co., LTD.



For applications that require fast transient response with minimum VOUT overshoot, consider a smaller inductance than above. The cost of a small inductance value is higher steady state ripple, larger line regulation, and higher switching loss.

Choose Output Capacitors

$$RESR = \frac{1}{I_{ripple}} \times \frac{V_{OUT}}{0.8} \times 0.015$$

$$\approx \frac{3}{I_{OUT(max)}} \times \frac{V_{OUT}}{0.8} \times 0.015$$

$$RESR \approx \frac{V_{OUT}}{I_{OUT(max)}} \times 75 (mohm)$$

Organic semiconductor capacitors are recommended.

Choose Soft-Start Capacitor

A capacitor between SS and ground can set the soft-start and UVP blanking time. The under voltage protection function will be blanked within T_{uvp_blak} period during soft start.

The VOUT voltage will reach the target set by the FB resistor divider after soft start time. The UVP blank Time and soft start time is defined by the formula below:

$$T_{UVP_BALNK} \approx \frac{1.6 \times C_{SS}}{I_{SS}} \approx 1.6 \times 10^8 \times C_{SS} (ms)$$

$$T_{\rm SS} \approx \frac{0.8 \times C_{\rm SS}}{I_{\rm SS}} \approx 8 \times 10^7 \times C_{\rm SS} (ms)$$


Where, the unit of Tss is mS.


For example, the typical T_{SS} is about 0.8mS and T_{UVP_BLANK} is about 1.6ms with 10nF C_{SS} .






Package Dimensions, TQFN20-5x5





A A A A A

Side view



Pin #1 ID Options

Note:The configuration of the Pin#1 identifier is optional,but must be located within the zone indicated.

Symbol	Millimeters		
1	Min	Max	
A	0.70	0.80	
A1	0.00	0.05	
A3	0.203	REF.	
> p>	0.25	0.35	
D	4.90	5.10	
// D2	3.80	4.00	
D3	1.67	1.88	
D4	1.72	1.93	
E	4.90	5.10	
E2	1.80	2.00	
E3	1.60	1.80	
E4	1.80	2.00	
E5	1.60	1.80	
E6	1.10 REF.		
е	0.80 REF.		
k	0.20 REF.		
I	0.30	0.40	

Dimensions in

Note

- 1. Min.: Minimum dimension specified.
- 2. Max.: Maximum dimension specified.
- 3. REF.: Reference. Normal/Regular dimension specified for reference.

Green Solution Technology Co., LTD.





Please read the notice stated in this preamble carefully before Admission e accessing any contents of the document attached. Admission of GStek's statement therein is presumed once the document is released to the receiver.

Notice:

Firstly, GREEN SOLUTION CO., LTD. (GStek) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its information herein without notice. And the aforesaid information does not form any part or parts of any quotation or contract between GStek and the information receiver.

Further, no responsibility is assumed for the usage of the aforesaid information. GStek makes no representation that the interconnect of its circuits as described herein will not infringe on exiting or future patent rights and other intellectual property rights, nor do the descriptions contained herein express or imply that any licenses under any GStek patent right, copyright, mask work right, or other GStek intellectual property right relating to any combination, machine, or process in which GStek products or services are used.

Besides, the product in this document is not designed for use in life support appliances, devices, or systems where malfunction of this product can reasonably be expected to result in personal injury. GStek customers' using or selling this product for use in such applications shall do so at their own risk and agree to fully indemnify GStek for any damage resulting from such improper use or sale.

At last, the information furnished in this document is the property of GStek and shall be treated as highly confidentiality; any kind of distribution, disclosure, copying, transformation or use of whole or parts of this document without duly authorization from GStek by prior written consent is strictly prohibited. The receiver shall fully compensate GStek without any reservation for any losses thereof due to its violation of GStek's confidential request. The receiver is deemed to agree on GStek's confidential request therein suppose that said receiver receives this document without making any expressly opposition. In the condition that aforesaid opposition is made, the receiver shall return this document to GStek immediately without any delay.